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CHAPTER! 
INTRODUCTION 
When designing the control system for a complex application, it is often difficult to perform 
all of the necessary tasks with only one microcontroller. The problem may be that the processor 
simply has too many operations to perform, resulting in a much slower execution time than 
desired. Another possible problem might be that a single chip does not have enough resources to 
meet all of the design requirements. For these kinds of applications, a method is needed for 
interconnecting more than one microcontroller. 
This thesis describes a scheme for interconnecting a group of Motorola 68HC11 
microcontrollers. This particular processor was chosen partly due to its widespread availability, 
its relatively low cost, and its rich set of input/output ports. Another reason for choosing this 
particular chip is the fact that, at the University of Illinois, electrical engineering students are 
exposed to the 68HCII during the Basic Digital Design Laboratory course (ECE249). Many 
other schools also make use of this particular processor in their curricula. Prior exposure to the 
processor is helpful to students who are preparing to implement a network such as this one. 
Although it could be used in some commercial applications, the network is intended mainly 
for use in an educational environment. It provides a platform on which students can build their 
own experiments. It can be used to research a variety of areas ranging from nervous system 
simulation to parallel processing. Several network applications have already been implemented 
including an experiment in parallel Gaussian elimination [l] and a control system for a hexapod 
walking machine [2]. 
The network uses a single serial bus to transmit bytes of data between nodes, so that only one 
node can transmit data at any given time. This bus makes use of the Serial Communications 
Interface (SCI) port which is part of the 68HCl1 chip. It uses a total of four 1/0 pins from port 
D of the chip. It is not important that the reader understand the operation of the SCI system. It 
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is mentioned in this introduction so that experienced engineers may know what resources are 
being used. 
The basic version of the network provides a method of interconnecting a minimum of two 
and a maximum of sixteen individual microcontrollers (nodes). Each node has a unique address, 
bilt groups of nodes can also be simultaneously addressed. This version of the network was 
designed to be simple to build and easy to use so that programmers with very little 
microcontroller experience can still make use of the network. The actual construction of the 
network consists of building one simple digital circuit from commonly available parts, running a 
few wires to each node, and downloading the network program to each node. Detailed 
procedures are given for peifOnning all of the necessary tasks. 
There is also an expanded version of the network which provides a scheme for 
interconnecting an ideally infinite number of nodes together in a configuration which resembles 
a nervous system. This version also has a single serial bus connecting every node and still uses 
only 16 unique addresses, so that groups of nodes may share the same address. These unique 
_addresses are the same addresses which were used in the basic version. Nodes which share the 
same address receive all of the same messages, but each node may respond individually. The 
software for the expanded version is also the same as for the basic version, and the hardware
changes are very slight. 
It is assumed that, as the complexity of the network increases, the activity in the network will 
become more function dependent than address dependent. Consider a group of nodes which 
senses conditions in the environment, analyzes the data, and then transmits the results to the rest 
of the nodes. Each node in such a group could share the same address, since a node does not 
even need an address if it is going to transmit only. 
The basic version is conceptually more simple since nodes may have "private conversations'1 
with one another. For that reason, it is better-suited for new programmers. The expanded 
version is perhaps more interesting, but is necessarily more abstract. Since the expanded version 
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is simply an extension of the basic version, it would be best for students to experiment with a 
small basic implementation before committing to the work of the larger network. 
Note that there are several versions of the 68HC11 and several commercially available circuit 
boards which use the different chips. The GAR_NET system was designed with a few particular 
boards in mind, but could probably be adapted to work with most configurations. Please refer to 
Chapter 2 for more details on the hardware. 
Chapter 2 covers the basic hardware and Chapter 3 covers the changes needed to expand the 
network. Chapter 4 discusses the software for the network. It is impossible to completely 
separate the software discussion from the hardware; thus these different sections are necessarily 
intertwined. Chapter 5 contains a more detailed discussion of the network design. It is 
recommended that the reader at least skim through Chapters 1, 2, and 4 before actually building 
an implementation of the network. 
In addition to the network software itself, the GAR_NET package contains a group of tools 
which will help system programmers to create code for their network implementations. A list of 
those files and a brief explanation are included in Appendix A. A concise set of instructions for 
getting a small, sample network up and running is included in Appendix B. Appendices C and D 
contain special procedures which have to be used with Motorola EVBU circuit boards. 
Since it is not practical to attach a diskette of network software to this thesis, several 
appendices contain source code which is essential to the operation of the network. Appendix E 
contains the source code for the network itself. Appendix F contains the source code for 
S19_GRP.EXE, a tool which is included in the package. Appendix G contains a programming 
template for S 19_GRP.EXE. The source code for the remainder of the tools is included on the 
GAR_NET package diskette. Anyone wishing a copy of the files may request the GAR_NET 
package from the Advanced Digital Systems Laboratory at the University of Illinois. Since the 
network was designed with the laboratory in mind, this method of distribution seems to be 
appropriate. 
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CHAPTER2 
HARDWARE FOR THE BASIC VERSION OF GAR_NET 
This chapter provides a relatively simple blueprint for interconnecting up to sixteen 
microcontrollers. A section on choosing the network hardware is provided at the beginning of 
this chapter, since other sections assume that the hardware has already been chosen. 
2.1 Choosing the Network Hardware 
This section is addressed to those system designers who do not intend to use the default 
configuration or to those who want to understand why the default configuration was chosen. If 
the material seems confusing, then it would probably be a good idea to skip ahead to the next 
section. References [3], [4], and [5] give important information about the 68HC11. 
Before the network can be constructed, a 68HC11 circuit board must be chosen. Several 
boards are commercially available, but the two most common boards are Motorola's 
68HC11EVB and S68HC11EVBU boards. Most of the development work for this network was 
done using these two boards. Other boards could be used in the network also with Slight 
alterations to the network code or to the circuit boards. It would also be fairly easy to fabricate 
small circuit boards based on the 68HC1 I. 
The EVBU board is based on the 68HC711E9 chip which has 512 bytes of internal (on-chip) 
RAM, 512 bytes of internal EEPROM, 12 K of internal EPROM, and no provisions for external 
memory. External memory may be added, but not without losing other resources. The network 
code was designed to go into the 12 K EPROM along with the Buffalo monitor program. 
Buffalo takes up 8 K, and the network code requires less than 1 K, leaving over 3 K of EPROM 
for other code. 
The EVBU board also has a built-in RS232 serial port and connector. Under the control of 
the Buffalo program, the connector is used to interface to a personal computer or terminal for the 
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purpose of downloading code and debugging without the network running. Note that the 
terminal and the network cannot be used together on this board, since they both use the 68HC11 
chip's SCI communication subsystem. For that reason, several jumpers and connectors must be 
moved or removed each time the EVBU board is to be switched between the two functions. 
The EVB board is based on the 68HCIIA8FN chip and has 256 bytes of internal RAM, 512 
bytes of internal EEPROM, 8 K of external RAM, and 8 K of external ROM. There is also an 
additional slot for adding 8 K of either RAM or ROM. The 8 K ROM which is included with 
the board contains the Buffalo monitor program. The simplest place to put the network code is 
into an 8 K EPROM placed in the extra �OM slot. This is rather wasteful, since the 
network code needs less than 1 K of memory, but it is easier than downloading the network code 
each time. Alternatively, the code could be downloaded to each EVB board every time the 
network is turned on. If no additional RAM or ROM chips are to be added to the extra slot on 
an EVB, then the RA1vI chip Which comes with the board should be moved into the empty 
RAM/ROM slot. This will make its memory map more similar to the EVBU board and will 
simplify programming. 
Although its greater RAM resource is·certainly helpful, the main advantage of the EVB board 
is the fact that it has two independent RS232 serial ports with 25 pin connectors. One of these 
ports uses an additional serial communications chip (ACIA) which allows the network to 
function at the same time as the terminal. The other port cannot be used along with the network, 
but it requires no special hardware modifications to prevent interference with the network. The 
EVB board is much simpler to configure and use than the EVBU board, but is larger, more 
expensive, and more difficult to find. 
If special circuit boards are to be made for each node, then a version of the 68HC11 chip 
must be chosen for these boards. Although this thesis is not intended to replace Motorola's 
literature, a few important items will be covered in this section to help the system designer make 
an intelligent choice. 
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There are sixteen different versions of the 68HC11. The main difference between the 
versions is the size of each chip's RAM, ROM, EPROM, and EEPROM resources. The size of 
RAM is always less than or equal to I K. The ROM is not user programmable, and if present, 
usually contains the Buffalo monitor program. The EPROM is user programmable and erasable, 
but requires special hardware modifications to program and an ultraviolet EPROM eraser to 
erase the memory. Finally, the EEPROM is user programmable and erasable without additional 
hardware. 
If a network node is to consist of merely a 68HCI 1 chip and very little additional circuitry, 
then a chip must be picked that has enough EPROM or EEPROM to store the network code. 
The size of the network code is greater than 512 bytes, but less than 1 K. The network was 
designed with the 68HC7 I IE9 chip (12 K EPROM) in mind for single chip applications, but any 
of the 68HC7 l lxx or 68HC81 lxx series could be used with very few software adjustments. 
2.2 The Default Configuration 
The suggested configuration consists of one 68HC11EVB circuit board used as a link to the 
personal computer, and up to fifteen S68HC11EVBU circuit boards to form the rest of the 
network. The network code should be downloaded into the EPROM on the EVBU boards, and 
then all future programs can be downloaded over the network from the EVB board. This 
configuration is shown in Figure 1. 
Note the block at the top of Figure I which is labeled "Network Arbitrator." This block 
controls the access to the data line so that no two nodes may transmit at the same time. There 
are two versions of the network arbitrator schematic which can be used for the basic version of 
the network. One, version can support up to 16 nodes, while the other version supports up to 
eight nodes. These schematics are shown in Figures 2 and 3. Note that the title of the schematic 
on each diagram refers to "Type 1." In Chapter 3, three new arbitrator types will be introduced 
for the expanded version of the network. With a few exceptions, all four types use essentially 
the same parts. 
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The eight-node arbitrator design actual ly uses fewer parts, making it easier and cheaper to 
build for small networks. The system designer should choose whichever design is appropriate 
for the particular application, but should not start building the circuit before reading all of the 
relevant parts of the document up to and including the section on Building the Network 
Hardware. 
2.3 Explanation of the Arbitrator Circuit 
An ideal arbitrator grants access to nodes in the same order as that in which access requests 
are received. Unfortunately, such an arbitrator is relatively complicated to build since some sort 
of queue would have to be implemented in hardware. Since this network is intended to be very 
simple to build and use, an ideal arbitrator is actually far from ideal! 
The design which is used in the GAR_NET system is very simple- to build and understand. 
The prime components of the arbitrator are a clock oscillator, a counter, a multiplexer, and a 
demultiplexer. The counter is driven by the oscillator. The output of the counter is used to scan 
through the inputs into the multiplexer, looking for an access request (TxReqi). When a request 
is detected (logic O), the output of the multiplexer goes to logic 0. That signal is then used to 
lock the counter at the current count and to enable an output of the demultiplexer (logic 0). 
Since the demultiplexer is driven by the same count as the multiplexer, the output TxEn; is sent 
to the same node which requested access. When the node detects that it has the TxEn signal, it 
turns on its serial transmitter and can begin sending data at any time. It will retain control of the 
data line until it drives the TxReq line back to logic 1, allowing the arbitrator to start scanning 
the inputs again. 
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2.4 Modifications to the EVBU Board for Network Operation 
The EVB U board must be modified before it can be used for the network. Pins 0-3 of port D 
are used by the network, but they are also used by some extra circuits on the EVBU board. 
Figures 4 and 5 show these circuits (taken from each board's user's manual [4] and [5]). 
...... .. -·· .. 
'" . ., -·
-
u.,.,.. , ,. T., ,-..,ir,ol 
-
,...,,.., ..... 
Figure 4: EVBU Serial Communications Subsystem 
Figure 4 shows the communication subcircuit. Chip U4 interfaces the SCI subsystem on the 
68HC11 chip to the "User's Terminal" connector. The first relevant connection is from TxD 
(port D, pin I) through jumper block J9 to DI2 of U4. This is an input to chip U4, thus it will 
not affect the network. The other relevant connection is from RxD (port D, pin 0) through 
jumper block JS to D02 of U4. This is a problem because D02 is an output from U4 and will 
cause data contention problems on the data line of the network. For that reason, JS must be 
disconnected. There is a copper trace running across the pins of J8 on the bottom of the board. 
This trace must be cut carefully to break the connection without ruining the circuit board. This 
will disable communication with the user's terminal. 
Figure 5 shows the Real Time Clock circuit. To use the network, this circuit must be 
partially disabled. The easiest way to do this is to remove US from its socket. This leaves all 
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outputs floating so that they will not interfere with the network. The other option is to cut the 
traces for jumpers JlO and Jl 1. 
Since the terminal connector and the network share some of the same resources, some minor 
changes have to be made to the board in order to switch between the two. When designing the 
system layout, the system designer musf provide a means for disconnecting the affected pins 
from the network when necessary. If a Scotchflex connector is used to plug into P4 on the 
EVBU board, then it is trivial to accomplish the switch. 
__,,,. 
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I -= I - ... 
"' �T -YDD 
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[
.,. ... 
�1- • --
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Figure 5: EVBU Real Time Oock Interface 
After the board had been modified, two simple procedures must be followed to switch 
between the Buffalo monitor and the network. Refer to Appendix C for those procedures. 
2.5 Programming the Network Code into the EVBU Board 
The assembled network code and (optionally) the Buffalo monitor program should be 
programmed into the EPROM on the EVBU before wiring it into the network. The reader must 
read Chapter 4 (Network Software) before attempting to program the EVBU board. Once these 
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two programs are assembled, it is fairly easy to download the code into EPROM. Refer to 
Appendix D for the appropriate procedure for this task. 
2.6 Programming the Network Code into the EVB Board 
The network code for EVB boards can either be downloaded each time the network is started, 
or it can be programmed into an 8K EPROM and placed in the spare RAM/ROM slot. This slot 
starts at (hex) $COOO and goes to $EOOO. The network code is designed to be placed at location 
$0000. It will start in the middle of the EPROM's address space. No procedure is supplied for 
burning the EPROMS since the procedure greatly depends on the software and EPROM burn,er 
which is being used. Instead of wasting valuable memory, an 8K nonvolatile static RAM chip 
could be used, This would keep the network code in memory, even after the power is gone. The 
Dallas Semiconductor Company makes a good selection of such parts, and they are relatively 
inexpensive. 
2. 7 Selecting Node LD.s and Configuring EEPROM
A complete explanation of the format of Node I.D.s and node selection is included in Chapter 
4. Valid I.D. codes are (hex) $11, $12, $14, $18, $21, $22, $24, $28, $41, $42, $44, $48, $81,
$82, $84, and $88. Each node must have a unique I.D. code programmed into the last location
in EEPROM ($B7FF).
On the EVB and EVBU boards, it is a good idea to have the Buffalo monitor program in 
ROM or EPROM to make troubleshooting more simple. On these boards with Buffalo, if pin O 
of port Eis held to +5 V during reset, then the 68HC11 jumps to the start of EEPROM ($B600). 
If a "JMP NETCODE" instruction is placed at the start of EEPROM, then the user can select 
between Buffalo and network operation by controlling the voltage on pin O of port E. On the 
EVBU boards, jumper J2 can be used to control the voltage on pin O of port E. Connecting pins 
1 and 2 of J2 will cause the EVBU boards to jump to EEPROM on reset, while connecting pins 
2 and 3 will cause a jump to Buffalo. The EVB boards have a similar jumper (J4) that has the 
exact opposite pin assignments. 
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To accomplish all of the EEPROM programming given in this chapter, the user should type 
the following commands into Buffalo: 
MM <SPACE> 8600 <RETURN> 
7E <SPACE> DO <SPACE> 00 <RETURN> 
MM <SPACE> B7FF <RETURN> 
(l.D. code) <RETURN> 
The user can also use PCbugll with the EVBU boards to program the EEPROM by typing 
the following commands: 
MS $1035 0 
EEPROM DELAY 20 
EEPROM $8600 $B7FF 
EEPROM ERASE BULK 
MS $B600 $7EDO $00 
MS $B7FF $(!.D. code) 
2.8 Building the Network Hardware 
Having chosen the board or chip for each node, and having picked a type 1 arbitrator, the 
network can now be constructed. Note that this thesis gives only a block diagram of the entire 
network (Figure 1 ), schematics of the two network arbitrators (Figures 2 and 3 ), and a pinout of 
the target connector on the EVB and EVBU boards (Figure 6). Although some suggestions may 
be offered, it is still up to the system designer to decide how the connections are to be made and 
how the arbitrator board is to be laid out. Since this network is intended for a control 
application, and since every control application is physically different, it is hard to fi_nd a 
physical layout which will work in all cases. 
Each node must receive power. The EVBU boards require only +5 V and ground, while the 
EVBU boards require +5, +12, -12, and ground. It is probably easiest to run these voltages as a 
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power bus along with the network wires. The arbitrator board is a good place to put the 
connector for wiring the network power bus to an external power supply since it is a central 
point in the system. 
(GND) I 2 (MODB) 
3 4 (STRA-AS) Strobe A-Addrs 
(2MHz) Bus Clock (E) 5 6 (STRB-R/W Strobe 
(EXTAL) 7 8 OCTAL) 
PORTC, pinO (PCO) 9 10 (PC!) PORTC, pin 1 
PORTC, pin 2 (PC2) 11 12 (PC3) PORTC, pin3 
PORT C, pin4 (PC4) 13 14 (PC5) PORTC,pin 5
PORT C,pin6 (PC6) 15 16 (PC7) PORTC,pin 7 
(Reset') 17 18 (XIRQ') NM!' 
External IRQ' (IRQ') 19 20 (PDO/RxD) PORTD, pinO 
PORTD,pin I (PD!lfx 21 22 (PD2/MJSO PORTD, pin2 
PORT D,_ pin 3 (PD3/MO 23 24 (PD4/SCK) PORTD, pin4 
PORTD,pin5 25 26 (Vdd) EVB only 
PORT A, pin 7 (PA7) 27 28 (PA6) PORT A, pin 6 
PORT A, pin5 (PA5) 29 30 (PA4) PORT A,pin4 
PORT A, pin3 (PA3) 31 32 (PA2) PORT A, pin 2 
PORT A, pin 1 (PAI) 33 34 (PAO) PORTA,pinO 
PORTB,pin7 (PB7) 35 36 (PB6) PORTB,pin6 
PORTB, pin5 (PB5) 37 38 (PB4) PORT B, pin 4 
PORTB, pin3 (PB3) 39 40 (PB2) PORTE, pin2 
PORTB, pin l (PB!) 41 42 (PBO) PORTB, pinO 
PORTE, pinO (PEO) 43 44 (PE4) PORTE,pin4 
PORTE, pin 1 (PEI) 45 46 (PE5) PORTE,pin5 
PORTE,pin2 (PE2) 47 48 (PE6) PORTE,pin6 
PORTE, pin 3 (PE3) 49 50 (PE7) PORTE.pin 7 
AID Ref.VoltageLo (VRL) 51 52 (VRH) AID Ref. Voltage Hi 
53 54 
55 56 
EVBUon/y (Vdd) 57 58 (Vdd) EVBUonly 
EVBUon/y (GND) 59 60 (GND) EVBUonly 
F1gure 6: Pinout for the Target System Connector on EVB and EVBU Boards 
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Only three additional wires are required to be run to each node. First, the data line is 
common to all nodes and is tied to pins O and 1 of each node's port D. If EVBU boards are 
being used, a means should be provided for disconnecting these two pins from the data line and 
also from each other to facilitate switching between the terminal and the network. The signals 
TxRe% and TxEn; are run to each node i and are tied to pins 2 and 3, respectively, of port D. 
Note that these two lines are direct connections between the arbitrator and a given node. 
It is also useful to tie the RESET pins of each chip/board together. This allows the user to 
reset all of the boards by pressing any single board,'s reset button. In large networks, this makes 
operation much simpler. 
At this point, the system designer has been given enough data to plan the network wiring and 
the layout of the arbitrator board. The actual arbitrator is very easy to build. The most difficult 
task is to find a way to run the wires to each node, and to find appropriate connectors for the 
wires. The EVB and EVBU boards both have 60 pins which are designed to go into a 
Scotchflex socket. These pins are referred to as 11the target system connector" in the user's 
manuals for the two boards. A diagram of the target system connector is shown in Figure 6. 
There are several ways to connect to the pins of the connector. The most straightforward (and 
generally recommended) method is to use a 60-pin Scotchflex connector socket and ribbon cable 
to make the necessary connections. This method of connection is probably the most expensive 
method, since the Scotchflex connectors cost at least $7.00 each. 
The cheapest wiring scheme involves wire-wrapping the connections, but wire wrap is more 
fragile than other methods since the wire is solid and very small in diameter. However, wire 
wrap could be used to interface the boards to an intennediate connector which would connect to 
a more sturdy wiring harness. Another method might be to find a solder-on or crimp-on female 
pin to slid down over each required pin; however, wires are more likely to make poor contact 
with this method. 
16 
---------------------- -- --
CHAPTER3 
EXPANDING THE NETWORK 
The basic network is limited to 16 nodes. That limit is set by the total number of inputs and 
outputs from the arbitrator. To remove the limit, the arbitration scheme must be changed 
slightly. The hardware for the expanded system is very similar to the basic system. For that 
reason, it is assumed that the reader has already read Chapter 2. At the beginning of this chapter, 
the new hardware is discussed so that the reader will have a better understanding of the 
conceptual differences between the two network versions. A few network architecture example:S 
will also be shown. 
3.1 Changes in the Circuitry 
All of the nodes still share the same serial bus and the arbitration scheme must still provide 
fair access to each and every node. The Type 1 arbitrator was designed for a maximum of only 
16 nodes, but that limit can be easily removed by cascading several arbitrators together to fonn a 
larger arbitrator. Each group of up to 16 nodes has its own arbitrator, and a higher-level 
arbitrator simply selects among the different groups. To simplify this discussion, e;:tch group of 
nodes and the group's arbitrator will be referred to as a supemode throughout the rest of this 
thesis. 
A system of 256 nodes would require only 17 arbitrators. Note that the arbitrators are very 
inexpensive when compared to the actual nodes. H a network consisting of 1 EVB board and 
255 EVBU boards was assembled, the cost of the boards alone would be greater than $17,000 at 
student prices. Of course, quantity discounts would probably help reduce the cost, but in 
comparison, each arbitrator costs less than $10 for a total of no greater than $170. The 
arbitration cost is less than 1 % of the cost of the individual microcontroller boards. 
With university budgets declining every year, a network with greater than 256 nodes is 
probably unlikely. But the GAR...NET design will certainly accommodate more nodes. By 
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adding another level of cascading, the maximum number of nodes jumps to 4096 with 273 
arbitrators, and further levels of cascading could be implemented to allow even more nodes. A 
practical figure for the maximum number of nodes is determined by the amount of funds 
available as well as the speed requirements of the particular system. The data transfer rate of the 
network is approximately 2700 characters per second. Obviously, the rate would not be 
sufficient for implementations which require extensive data transfer. However, as was discussed 
in Chapter I� some control systems have tasks which are more localized so that massive 
communications are not required. 
To provide for (theoretically) infinite expansion of the arbitrator, three more arbitrator types 
are required. Each new type is derived from the original Type 1 arbitrator. Before discussing 
the exact differences, another aspect of the expansion must be considered. 
With one bus running to a large number of nodes, the serial signal can be expected to degrade 
quite a bit. Since one microcontroller cannot be reasonably expected to drive a fanout of much 
more than 16 nodes, something must be used to provide amplification and signal shaping at 
points along the data path. Since the data line is bi-directional, it is not possible to simply place 
amplifiers into the data line at strategic points in the network. But if a loop is created, then data 
have to travel in only one direction and amplifiers can be placed at points within the loop. 
However, the loop must be broken at some point to prevent echoes, oscillation, and contention 
between the transmitting node and the amplifiers. 
Since a large GAR_NET system is composed of a number of supemodes arranged in a giant 
ring formation, open collector amplifiers can be placed at the entrance into each supemode. 
When any node within a particular supemode has access to the data line, the supemode's input 
amplifier is disabled by forcing its output to a high impedance state. The transmitting node then 
directly drives the serial data bus within the supernode along with the input amplifier for the 
next supemode in the ring. Pulse shaping and transmission line termination are provided as part 
of the input amplifier to help reduce data errors. 
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Figure 7: Schematic for a Type 2 Arbitrator (16 Node) 
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The Type 2 arbitrator schematics are given in Figures 7 and 8. Each Type 2 arbitrator is a 
central part of a supernode, thus it makes sense to place the input amplifier on the arbitrator 
circuit board. The actual amplifier is a pair of open collector NANO gates, two pull-up resistors, 
and a small capacitor to filter out high-frequency noise. The arbitrator works basically the same 
as a Type 1 arbitrator. It scans the TxReq lines looking for a logic O from any node. When a 
logic zero is detected, the counter is stopped, and a logic zero is sent to a higher (superior) 
arbitrator to request access for the supernode. When the higher arbitrator grants access, it puts a 
logic zero on the ENAB line of the supemode's arbitrator. The ENAB signal disables the NAND 
gate amplifier by forcing the second gate into a high impedance state. The ENAB signal is also 
used to enable the output of the decoder, which passes the TxEn signal (logic 0) to the node that 
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originally requested access. That node is then allowed to transmit on the data bus until it 
releases its TxReq line. 
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Figure 8: Schematic for a Type 2 Arbitrator (8 Node) 
If data lines are exceptionally long, the signal at the end of the ring might still be too noisy to 
use. For that reason, it might be helpful to replace the first NAND gate with a Schmitt-trigger 
inverter to sharpen the signal. The input to each NAND buffer combination has a pull-up 
resistor along with a capacitor to eliminate high-frequency noise. The value of the capacitance 
can also be altered to achieve a cleaner signal, but care must be taken to choose an appropriate 
value, since the data are traveling down the line at roughly 30,000 kHz. 
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The schematics and discussion for the Type 2 arbitrators mention a "higher arbitrator." The 
higher arbitrator can be either a Type 3 or a Type 4 arbitrator. For the expanded system, the 
arbitrators are arranged in a tree structure. The lowest level of the tree is made up of Type 2 
arbitrators. These arbitrators interface directly with the actual 68HC1l network nodes and are 
considered a part of the supernode. None of the higher-level arbitrators interface directly to the 
68HCl 1 circuit boards or the data line. They are used only to select between the different 
supernodes so that access may be fairly granted. 
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Figure 9: Schematic for a Type 3 Arbitrator (16 Input) 
If more than 16 supernodes are used, the Type 3 arbitrators are used to form one or more 
intermediate arbitration levels. The Type 3 arbitrators, shown in Figures 9 and 10, are similar to 
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the Type 2 arbitrators because they must gain permission from a higher arbitrator before 
granting access to lower arbitrators. But there are also some minor differences. The Type 2 
arbitrators need resistors on all of the TxReq lines because those lines are driven by open-drain 
CMOS logic on the 68HC1 I chips. However, the Request signals coming into the Type 3 
arbitrators are driven to 5 V. so that no pull-up resistors are needed. Also, since the Type 3 
arbitrators have no direct contact with the data line, the amplifier circuitry is removed. 
Re"u••HlS:O) 
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l(JE KX0-100 
2,S4 MHz 
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Figure 10: Schematic for a Type 3 Arbitrator (8 htput) 
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Figure 11: Schematic for a Type 4 Arbitrator (16 Input) 
The Type 4 arbitrator is the top level in any expanded system. Again, it is very similar to the 
Type 3 arbitrator. The only difference is that the Type 3 arbitrator must be enabled by a higher 
arbitrator before granting access. while the Type 4 arbitrator is always enabled. There can be 
only one Type 4 arbitrator in a system. The schematics for the 16- and 8-node Type 4 arbitrators 
are shown in Figures II and 12, respectively. 
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Now that the different types of arbitrators have been discussed, several sample 
implementations can be given. Figure 13 shows a network of 64 nodes using Type 2 and Type 4 
arbitrators with eight inputs each. If the 16-node versions of the arbitrators are used instead, 
then the saJ]]e general structure could be used to support up to 256 nocles. 
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• 
TxRe 7:0) 
Type2 
Arbitrator 
Figure 13: One Possible Configuration for a 64-Node Network 
Figure 14 shows a network of 256 nodes using Type 2, Type 3, and Type 4 arbitrators with 8 
inputs each. If the 16-node versions of the arbitrators are used instead, then the same general 
structure could be used to support 4096 nodes. Note that combinations of 8- and 16-input 
arbitrators can also be used to form a network.
To test the expanded system, an expanded network was constructed with three supernodes 
and a single Type 4 arbitrator. Each supernode had three nodes. The Type 2 arbitrator in each 
supernode used its own oscillator in spite of the fact that all four arbitrators could share the same 
clock. This was done to more closely simulate a real implementation of the network. 
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Supemodes can be physically isolated modules which connect with the rest of the system by a 
few wires. However, they can also be in close proximity to the rest of the supe.rnodes. The 
choice is left to the system designer. 
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Enable(7:0) 
Request(7:0) 
Type3 
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Enable(7:0) 
• 
• 
• 
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Enable(7:0) 
8 
8 
8 
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Figure 14: One Possible Configuration for a 256-Node Network 
3.2 Choosing LD. Codes for the Expanded Network 
Since there are still only 16 valid addresses, some nodes must share addresses. In fact, an 
entire supemode could share the same address in some situations. At first sight, it may seem 
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useless for more than one node to have the same address, but there are certainly situations in 
which it would be possible and even practical to use such a scheme. 
Suppose that the network was being used to simulate a human nervous system. Each 
supernode might have a particular function. One supernode may be used to actuate and control a 
group of different mechanical muscles. Another supernode may be used for sensing the 
temperature, lighting, and overall environmental conditions. The sensing supernode may send 
signals to the muscle supemode to actuate its muscles or to stop the muscles from moving. By 
maintaining a set of flags on each node in the supemode, the nodes could decide whether certain 
commands applied to their muscles or not. Other commands, such as a halt command, might be 
defined such that they apply to all nodes in a supernode. Moreover, a supernode may maintain 
its own local activity as long as there are no external signals to prevent it. 
All of this can be achieved by using the basic network software that is provided with the 
GAR_NET package. Of course, the programming will undoubtedly be more challenging for a 
large expanded system of supernodes than for a small basic system. For that reason, it is 
definitely advisable to run some experiments with smaller networks before committing to the 
time and expense of assembling a large GAR_NET implementation. 
For some situations, the serial bus architecture might be too slow. In those cases, a better 
distributed communication system would have to be constructed. The advantage of this network 
is its simplicity and its modularity. Assembling a large network might take several days or even 
a few weeks, but designing a large custom control system would take months or even years. 
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CHAPTER4 
NETWORK SOFTWARE 
Although there are many possible configurations for the network hardware, the network 
software remains the same for most implementations. This chapter will explain the use of the 
network software and the programming tools which are included in the GAR_NET package. 
Some suggestions are also made which should make programming simpler._ 
4.1 Customizing the Network Software 
The network software, as packaged, is set up to start at $0000 in the memory map of the EVB 
and the EVBU. It uses various memory locations in the first 256 bytes of RAM $0000 for the 
stack and for network variables. It shares RAM space with Buffalo, since the two cannot be 
running at the same time. It also assumes that the port registers start at $1000, the EEPROM is 
in the address range from $B600-$B7FF, and the Buffalo program is at address $EOOO. These 
assumptions are valid for stock EVB and EVBU boards with the exception that a RAM or 
EPROM must be inserted into the EVB boards open memory slot for the $0000 address to work. 
The network code uses several Buffalo variables and routines to reduce the code size of the 
network. There are several different revisions of Buffalo c_ode. Version 2.5 is included in this 
package, although version 3.4 has already been released for some time. The older version is 
used because the 68HC11EVB boards which were used for development all had version 2.5 code 
in their EPROMS. Since the addresses of key variables and routines change from revision to 
revision, it is nearly impossible to run different versions of Buffalo on the network nodes. If the 
system designer has access to version 3.4 EPROMS for the EVB boards, then a few EQU 
statements in the nethase.asm file can be changed to match the new Buffalo version. 
All of the important addresses and equates are near the top of the netbase.asm file and may 
be changed to suit user needs. However, care should be taken in choosing the new locations so as 
not to interfere with other controller functions. 
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The netbase.asm program contains two main subsections which includ·e essential code and 
data and supplementary routines. Supplementary routines which are deemed unnecessary for a 
given configuration may be removed except where- they are marked. Also, routines can be added 
to go along with the network code in EPROM. There is plenty of space for relatively small 
routines. 
4.2 Using the Modified Assembler 
In high-level languages (such as C), programmers frequently use libraries of functions which 
already exist to make their job easier. When a particular program requires functions from these 
libraries, the programmer must include a prototype of the function so thRt the compiler knows to 
expect external functions from other files. After compilation, the program is linked together 
with the external functions to form one executable code package. 
Network programmers will need to make cails to network functions which will reside in 
EPROM on the board. To make use of the network and Buffalo functions which are in ROM or 
EPROM, a programmer must know the address of each function in memory. 
When writing an assembly program, each function is assigned a label, as are important code 
points and variables throughout the program. When the program is assembled, a table of 
symbols is created which cross references a label to its address in memory. If that table is in a 
form which can be used by the assembler, then it can be assembled along with the program code. 
That allows a program to use the functions of the EPROM code or to call functions which are 
part of another program. 
A freeware assembler, ASll.EXE, comes with the 68HC11 boards. A modified version of 
this assembler, ASMI I.EXE, automatically generates a symbol file and a listing file in addition 
to the nonnal oiltput file. The symbol file contains a modified symbol table which adds a series 
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of equate commands (EQU) to make the symbol table compatible as an input back into the 
assembler. An example of this process will be shown later. 
The list file is a listing of the compiled code and is identical to the screen output of the 
original AS I !.EXE program. The AS 11.EXE program is included with both the EVB and the 
EVBU boards and has been included in the GAR...NET package for completeness. With the 
exception of those items listed in this section, both ASll.EXE and ASMll.EXE are identical, 
thus the reference manual for AS 11 has been also included in this package. 
The list of changes in ASMl 1 (as compared to ASII) is as follows: 
• The format of the symbol file was changed to make network programming easier.
• The AS 11 program automatically generates a list of the assembled program to the screen,
and generates a symbol table, and a cross reference list to the screen if told to do so. The
ASMl I code automatically generates both the modified symbol table and the listing,
placing them in separate files instead of the screen. The cross reference list will also go to
a file if requested.
• When assembling multiple files AS 11 chooses the name of the first file to be the name of
the output file. The ASMll program makes the default name of the output file(s) the same
as the name of the first file, but allows the user to input a different name if desired. A
command line option was also added to specify the output file name when invoking the
assembler.
• A command line help option was added to assist new programmers.
• Several bugs in the AS 11 source code were found and fixed.
An updated list of the command line options is as follows: 
O:filename = Filename for output ( default taken from first filename) 
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L 
NOL 
s 
= Enable List File Output 
= Disable List File Output 
= Enable Symbol File Output 
NOS = Disable Symbol File Output 
( default = Enabled ) 
(default= Enabled) 
CRE = Enable Cross Reference Output (default= Disabled) 
NOCRE = Disable Cross Reference Output 
C = Enable Cycle Count Output (default= Disabled) 
NOC = Disable Cycle Count Output 
Usage: ASM! 1 [ file! ftle2 ... ] - [option! option2 .. J 
Example: ASMI 1 evb.asm netbase.sym test.asm - CRE NOL O:test 
From the above usage example, the file names for the symbol table, the list file, the cross 
reference table, and the assembled output file are test.sym, test.1st, test.ere, and test.sl9, 
respectively. The example assumes that the network code has been previously assembled. 
The -file netbase.sym contains a set of equates which includes all of the labels in the 
netbase.asm file. The test.sym file will contain all of the equates for the evb.asm, netbase.sym, 
and test.asm files as well as other labels which are generated by the assembler. The evb.asm file 
was added to the list of input files because it has a few EQU statements which test.asm needs. 
The netbase.sym was also in the list of files because test.asm calls network routines and needs to 
know their addresses. 
The disadvantage of this method of including files into the assembler is that there are many 
more EQU statements than are really needed. 1f test.asm happens to name a subroutine with the 
same name as a label or equate in netbase.sym, then the assembler will generate an error. The 
programmer would then have the option of changing the name of the routine in test.asm or 
deleting the EQU statement from netbase.sym. Obviously, this technique is not perfect, but it is 
much easier than looking up the necessary subroutine addresses each time they need to be called, 
and typing them into each program. 
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Several programs have to be assembled before the network software can be used. A batch file 
(_build.bat ) is included with the package to peifonn the necessary assembling. To see more 
examples of ASM 11 usage, please read that file. 
4.3 Basic Level 1 Functions 
This section contains a description of each function contained in the netwo:rk. These 
functions are intended to be called by assembly language programs. No provisions are made to 
allow the functions to be called by C programs or programs in other languages. This could be 
done by creating functions (in the language of choice) that load all of the appropriate data into 
the registers and/or stack prior to invoking the assembly routines, but it is left up to the user to 
create these simple routines for a favorite compiler. 
Net Loop( ) - This is an idling routine that initializes the HCl 1 and the network code 
and then enters an infinite loop to await further commands. This routine is normally 
called immediately after reset. It calls lnit_HCll() and lnit_Node(). 
Init HCll( ) - Sets up the HCll for normal operation using a sequence similar to the 
Buffalo Monitor program. Ideally, this routine is called immediately after reset. It does 
not set up any terminal communications. 
Init Node( ) - Sets up the network node for normal operation. It turns the transmitter off 
and leaves the receiver in sleep mode. 
TxOn( ) - Requests the use of the serial data line for transmitting. The routine grounds 
the TXREQ line and waits until it receives a ground on its TXENAB line. Once the 
TXENAB signal is received, the node enables its SCI transmitter and shuts off its SCI 
receiver. As long as the TXREQ line is held to ground, the TXENAB line will remain 
enabled (ground). No data are transmitted during this routine. 
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TxQff( ) - Releases control of the data line. It starts by calling the TxRel() function to 
make sure no nodes are still selected. It then waits until the SCI transmitter is finished, 
then shuts down the SCI transmitter, enables the SCI receiver, and returns the TXREQ 
line to a high impedance state (logic 1). This routine can safely be called even if the 
transmitter is not on. 
TxSeI<A) - Wakes up all sleeping_ nodes and selects those specified with the byte in 
register A. If a node is not selected, it will go back to sleep. When a node is selected, 
the RXFSEL flag is set in the RXFLAGS data byte. Any nodes that were previous!� 
selected will ignore this command and stay selected. The format of the byte in register A 
is as follows: G4G3G2G1 : N4N3N2N1 • Each Gi term specifies a particular group of 4 
nodes. More than one group can be selected at one time. Similarly, each N; term 
specifies a particular node within a group. Note that when multiple groups are selected, 
the same nodes are selected in each group. 
Examples of node selection: 
A= 42" = 0100 00102 selects node 2in group 3 (total of 1 node) 
A= 61 16 = 0110 0001 2 selects node I in groups 2 and 3 (total of 2 nodes) 
A= 5F16 = 0101 11112 selects all nodes in groups 1 and 3 (total of 8 nodes) 
Each node is programmed with its own address by storing the data in the last byte of 
EEPROM ($B7FF). A node's address may contain only 1 bit in the groups field and one 
bit in the nodes field. Valid addresses are (hex): 11, 12, 14, 18, 21, 22, 24, 28, 41, 42, 
44, 48, 81, 82, 84, 88. Although not as simple as having only sequential addressing, this 
scheme provides more flexibility for multinode selection. This command transmits one 
byte of data. 
TxRell ) - Releases all nodes and puts them back to sleep. The transmitting node still
has control of the data line until it calls TxOff( ). This command transmits one byte of 
data, 
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TxSync( ) - Sends a command to all selected nodes which will synchronize their 
operations. The RXFSYN flag will be set in the RXFLAGS data byte to indicate a sync 
has been received. For this command to have the desired effect, the affected node(s) 
must be awaiting synchronization. Refer to the Sync Wait( ) routine for more 
information. Note that a node collld be forced to wait for a synch signal by using the 
TxJSR command to force nodes to idle in the SyncWait( ) routine. This is a one byte 
command. 
SyncWaitO - This command simply enters a loop and stays there until the RXFSYNC 
flag is set in the RXFLAGS data byte. It clears the flag upon exit from the routine. 
TxBTx{D,X,Y, (stack)) - Requests that a block of data be sent from a transmitting node 
( or set of nodes) to a receiving node ( or set of nodes). Register D contains the number of 
bytes to be transferred. Register X contains the destination address for the block on the 
receiving node(s). Register Y contains the source address for the block on the node(s) 
which will be sending the block. Finally, the node select byte for this block is pushed on 
the stack before calling this subroutine. There is no provision for denying the transfer 
request, thus this command should be used carefully. This command transmits 8 bytes. 
TxBRx{D,X,Y) - Transmits a block of data to all selected nodes. Register D contains the 
number of bytes to be sent. Register X contains the starting address of the data block on 
the source (transmitting) node. Register Y contains the destination address for the block 
on the receiving node(s). If the destination address starts in EEPROM, a 20 ms delay is 
inserted between each transmitted byte to allow for EEPROM write/erase cycle times. 
When a complete block is received, the RXFBLK flag is set in the RXFLAGS data byte. 
The final byte of this routine is a checksum of the data transmitted and is computed 
simply by adding each byte modulo 256 and then complementing the result to provide 
dual rail checking. If a bad block is received, the RXFBCHK flag is set in the 
RXFLAGS data byte. It is up to the programmer to handle this error if desired. This 
command transmits D+6 bytes 
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Tx.TMP(X) - Transmits an address to the selected nodes and then forces the nodes to 
abort their current processes and jump to the instruction at the new address. This is a 
three-byte command. 
Tx.TSR{X) - Transmits an address to the selected nodes, and then forces them to branch 
to the subroutine at that address. This command does not abort the current program, it 
simply delays the program for the duration of the new subroutine. Intermpts are enabled 
during the subroutine execution. This is a three-byte command. 
Tx Wait(A) - Waits until the transmitter is ready for a byte, then sends the contents of 
the A register. If the transmitter is not enabled, the routine will return immediately. This 
routine is used by all of the other transmitting routines. This routine should be used only 
by programmers who understand the operation of the command handler in the receiver. 
4.4 Supplementary Functions 
Write(A,X) - Writes contents of register A ll).to the memory address pointed to by 
register X. This command works for RAM:, EEPROM, or any of the port registers. For 
EEPROM (or the CONFIG register), this routine will take at least 10 ms to execute and 
may take as long as 20 ms due to EEPROM write/erase cycle time. This routine is used 
by the network code to handle block transfers into EEPROM. It is similar to the routine 
used in the Buffalo monitor. 
Init Time() - Initializes an intermpt-driven timer routine. The timer is not used by the 
network, thus this routine must be called at least once before using any of the timer 
routines. 
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Get Time<Xl - Fetches the current 32-bit timer count and stores it in the address pointed 
to by X. On return, X = X +4. 
Delay(X) - Using the interrupt-driven timer, this routine delays X*32.77 ms. At the 
beginning, the timer count is reset to zero. For most applications, it would be simpler to 
simply use a do-nothing loop for delays. 
!nit Host() - Initializes the terminal port on the EVB boards. This routine should not be 
called for the EVBU board. There is also no need for this routine if running under the 
Buffalo monitor program. 
Out Hex(A) - Displays the byte in register A as 2 hex digits on the terminal. 
Out Hexs(A) - This routine is the same as Out_Hex() except that an additional space is 
displayed after the 2 hex digits. 
In Hex(A) - This routine inputs 2 hex digits from the terminal and converts them into a 
single byte in A. No provision for error correction is provided. If an improper character 
is entered, it will be replaced by a zero. 
ASC Hex(Al - Converts ASCII characters (0-9, a-f, A-F) in register A to a number. The 
default value is z.ero. The results are returned in register A. 
Scroll(A) - Prints a number of blank lines on the terminal. Register A specifies the 
number of lines to print. 
Pm Hexffi.Xl - Converts/prints a string of bytes into ASCII (hex) characters. The start 
of the string is in X and the number of bytes to print is in B. 
PrnSpc( l - Prints 4 spaces to terminal. 
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Exi1Q - Prints a string at the end of the program, waits for a character to be typed, then 
jumps to buffalo. 
Pause() - Prints a string at the end of the program, waits for a character to be typed, then 
returns the key in register A. 
PmRee;O - Prints the contents of all CPU registers to the tenninal. This routine is very 
useful for troubleshooting code and was used extensively during the development of this 
package. 
4.5 Downloading Programs Between Nodes 
With a system made up of as many as sixteen nodes, it can be quite a chore to download 
programs to each node. Luckily, it is fairly easy to send programs between nodes using the 
Tx_BRx (Send A Block to Remote Nodes) command. If there is an EVB board in the system, 
the different programs for all of the nodes can be downloaded to the EVB board, which can then 
send the programs to each node. 
The biggest difficulty is the fact that the starting address of each individual program may be 
the same, but these programs cannot be downloaded into the same location in the EVB board's 
memory map. For example, consider a system of three nodes. The programs for two of the 
nodes start at $B603 (EEPROM), but the two nodes are not running the same program. The 
EVB board has a chunk of memory available from $6100 to $7FFF, but already has important 
data at the ad.dress $8603. There is no way to download the remote nodes' programs without 
either destroying other programs on the EVB, or changing the ad.dress of the programs. But, 
assuming that the remote nodes are EVBU boards, there is no memory between $6100 and 
$7FFF. Thus moving the EVBU programs is out of the question. 
The solution is to temporarily change the starting address of the programs, download them to 
the EVB, and then program the EVB board to adjust the starting address of the remote nodes' 
programs as they are being sent. Note that the programs are still assembled at the correct 
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starting address; they simply have to be temporarily offset prior to downloading. This may 
sound incredibly difficult, but it is actually fairly simple. 
A program (S19_GRP.EXE) is included with this package which will adjust the programs 
automatically and tack on the cod� needed to download the programs. This program allows the 
user to put all of the different nodes' programs in the same file or different files. The programs 
must be formatted in a particular way so that Sl9_GRP.EXE can tell where to send the 
programs. The main part of the format is a small program header that specifies where to send 
the routines. It is very simple to make existing programs fit into this format. A template for the 
format (GRP_TEMP.ASM) is included with the package; please refer to that file for further 
information. A sample set of programs is also included (GRP _SAM:P.ASM). After assembling 
the individual files, the grouping program is called in the following manner: 
Sl9_GRP.EXE -a:address-o:outfilenamefilel.sl9 [file2.sl9 ....... ] 
The "-a:address" parameter refers to the starting address for the combined group of programs 
and downloading code on the control node. The "-o:outfilename" refers to the file name of the 
combined package. The ".SR9 11 file extension is automatically assumed if not provided. The 
parameters "ftlel file2 ... 11 specify the assembled programs which are to be downloaded. 
After running Sl9_GRP.EXE, the resulting programs are downloaded in the following 
manner: 
1. Make sure the remote nodes are running the network software.
2. Start Buffalo on the control node and ensure proper operation.
3. Download the Sl9_GRP output file to the control node
4. Type GO address, where address specifies the same address that was given when
Sl9_GRP was run. 
5. When control returns to the Buffalo program, then the programs have been
transmitted. 
38 
---·-------··-·--- ··· ······-
Writing the programs for a large group of nodes may seem intimidating to the inexperienced 
programmer. It is essential to understand the basic network functions before trying to write 
software for the network. Once the programmer is at least partially familiar with those routines, 
it would probably help to read the source code for test.asm. That program demonstrates most of 
the network functions. It downloads subroutines to all of the nodes, sC:Iects various 
combinations of nodes, and executes subroutines on the selected nodes. Even if the programmer 
does not fully understand test.asm, it should provide ideas for programming techniques. 
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CHAPTERS 
A MORE DETAILED DISCUSSION ABOUT GAR_NET 
This chapter presents more detail about the network hardware and software. It is offered as a 
service to the curious reader. Some of the network design may not seem optimal, and other 
resources may seem better-suited to the network. This section discusses the reasons for 
designing the network in the way that it is presented here. 
5.1 The Design of the Network Hardware 
To determine an architecture for the network, a decision had to be made as to which of the 
resources of the HCl 1 could be dedicated to the communications. The 68HC11 chip has 38 I/0 
lines divided among 5 different ports. Most of those lines also perform other functions which 
are selectable by the user. The pins of port E can be used either as regular inputs, or as inputs to 
the AID subsystem. The Pins of port A can be used for either regular inputs and outputs or for 
generating precise waveforms and timing signals. Port B usually is used for regular digital 
output, but in certain modes it is also used to address external memory. Each pin of port C can 
be configured to be either an input or an output. Port C has the capability to latch data through 
the use of a strobe input and also is used to address external memory in some modes. Port D is 
bi-directional, but its pins are shared by the synchronous and asynchronous serial 
communications subsystems. 
Obviously, each resource which the network steals from the chip makes the chip that much 
less powerful. Certain ports are more important than others for some applications. The AID and 
timing subsystems are critical to some controls applications, and the address and data lines (ports 
B and C) might be needed to interface special purpose components to the board. Since Port D 
already has hardware for serial communications, and since most control projects do not require 
serial communications, Port D was chosen for the network. 
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Originally, the synchronous Serial Peripheral Interface (SPI) was used since it is has a much 
higher data throughput than the asynchronous Serial Communications Interface (SCI) as well as 
(supposedly) a lower chance of data errors. The SPI is also capable of simultaneous data 
transfers between two nodes and has provisions for the connection of a group of 
microcontrollers. All of these features seemed ideal until an attempt was made to actually use 
them. Successful communication was achieved between two microcontrollers, but it was found 
that quite a few data errors were detected, and that the multinode features of the chip were not as 
useful as the documentation for the 68HC11 seemed to indicate. By changing a few parameters 
in the SPI configuration register, the data errors decreased, but it was determined fairly quickly 
that the SPI was not a good choice for this network. 
The SCI port also has a few unique features which make it useful for this application. One 
definite advantage of the SCI system is that it requires only two pins for communications, while 
the SPI system requires four. Since it was known that a few extra port pins would be needed for 
controlling the network arbitration, the lower pin count of the SCI was appealing. Second, the 
SCI system has the ability to sleep until a wakeup signal is received. This means that several 
nodes could be receiving data, while the remainder of the nodes would not even realize data 
were being sent. This feature helps to limit the time each node spends on communications, thus 
increasing the volume of tasks it can control. 
Unfortunately, the SCI wakeup system also has some problems which were discovered well 
after the network software was nearly complete. The wakeup system requires a 9 bit data word. 
When the ninth bit of the data word is set, the sleeping receivers are supposed to wake up. There 
was never a problem with a node not waking up, but certain bit sequences would generate false 
ninth bits some of the time. Since the wakeup bit is set only when an address is being sent, the 
false, wakeup bit signals incorrectly that the data comprise an address. Originally this had been 
treated as an error, but the code was modified to be more tolerant of such faults. The software 
does an effective job of circumventing the problems which were encountered. 
A bus architecture was chosen to interconnect the nodes so that all nodes could 
simultaneously receive the same data, and so that nodes would not have to waste time relaying 
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messages down a chain of controllers. This also provides a means of synchronizing each node to 
within a few clock cycles of each other, which is a very useful feature in a control system. 
The two pins used for the SCI system are TxD and RxD which are used for transmitting and 
receiving data, respectively. Since each node has to tie its TxD line to the other nodes' Rx.D 
lines, the only solution is to short the two pins together and run a single wire between all of the 
nodes. This effective shorting of pins might seem to be dangerous, since shorting two outputs 
together can be very detrimental to a system. Luckily, the 68HC11 has provisions for 
configuring the output stage of the circuitry for each pin of Port D as an open drain MOSFET. 
In addition, the transmitter and receiver can be disabled independently, and those pins can be 
configured to be regular inputs when not enabled. That prevents problems, assuming that all 
nodes configure themselves in this manner. The only possible problem occurs when the network 
software is not running. But all bi-directional pins on the chip are configured as inputs when a 
reset is encountered; thus, as long as the user does not try to use the network pins, everything 
will be okay. The chips could even handle being shorted together if they were mistakenly 
configured as _outputs, as long as they were all driven to the same level. 
There is a strong chance of more than one node in the network needing access to the bus at 
the same time. The safest way to handle this problem is to use a central bus arbitrator to hand 
out access to the nodes as they need it. The hardest part of the arbitrator design was the decision 
as to how that access should be handed out. One possibility could be to assign a priority to each 
node and let the highest priority node always take control. The disadvantage of this scheme is 
that a particular node may be performing several tasks with different levels of importance, 
making the priority scheme useless. The second possibility could be to create a queue and grant 
access to the nodes in the same order as that in which they request access. This is a much better 
scheme in theory, but has the disadvantage of being a more complicated design. The design was 
required to be very easy for a student to assemble and understand. The actu,al design which was 
chosen is described fully in Chapter 2. 
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5.2 The Design of the Network Software 
The software for this network has to meet several constraints. Its use of RAM has to be 
minimal to al1ow the use of 68HCI 1 boards with no extetnal memory. The code size must be 
fairly small so that the code will fit into the 12 K of EPROM on the EVBU boards along with 
the Buffalo Monitor program. There must be a complete set of built-in subroutines which are 
available to the user. These routines should be very easy to use and as foolproof as possible to 
prevent failures. The routines for handling received data must be intenupt driven and efficient 
so that the time stolen from each node for communications is minimal. The routines for 
transmitting data should be as efficient as possible, but should not be interrupt driven so as to be 
easier for the beginning programmers to understand. 
The network passes messages, but is not a true message passing network. In a true message 
passing scheme, the messages are stored into some sort of a buffer to be handled later by the 
receiving nodes. However, allocating precious memory for a buffer is not a good idea when the 
amount of memory is specified in bytes instead of kilobytes! For that reason, the network sends 
commands which are acted upon immediately by the receiving nodes. A transmitting node must 
know exactly where the data needs to be placed, or where a subroutine is located within a remote 
node's memory. 
Each node has to have an efficient command handling routine to process the incoming data 
without wasting much CPU time. The RXFLAGS register is used by the receiver interrupt 
routine to determine the current state of communications. Some commands can be accomplished 
by sending one byte to the other nodes. These are called "inherent11 commands. The remainder 
of the instructions have at least a two byte command sequence, and are referred to as 
"multistage'' commands. The receiver must keep track of the current position in the command 
sequence. It uses the RXSTAG variable to store the current stage. The stage is then updated 
every time a byte is received until the sequence is complete. For most commands, the receiver 
stays selected and awaits further instructions after the current command is complete. 
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If a communications error occurs and is detected by a node's receiver software, then the node 
puts itself back to sleep. While this is not the best error handling scheme, it does prevent 
random noise from causing systems crashes. A more complex scheme could be developed, but 
would probably be application dependent. 
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APPENDIX A 
FILE LIST FOR THE GAR_NET PACKAGE 
In addition to the basic network code, various other files are included with this package to 
make software development simpler. This appendix contains a list of these files and a short 
description of each file. A more detailed description of important files is included in the body of 
the thesis. For every MS-DOS executable file in the \GAR_NET directory, help can be obtained 
by typing: program.exe? <RETURN>. 
Directory of \GAR_NET 
_BUILD .BAT 
ASll .EXE 
ASMJI .C 
ASMll .H 
ASMll .EXE 
AS llREF .ASC 
BASMATH .ASM 
BUF25_! .ASM 
EVB .ASM 
EVBU .ASM 
FPCNV .ASM 
FPFUNC .ASM 
FPO UT .ASM 
GAR_NET .BAT 
GRP _MAIN .ASM 
GRP_SAMP .ASM 
GRP _TEMP .ASM 
INTCNV .ASM 
NETBASE .ASM 
SI9RELOC .EXE 
Sl9_GRP .EXE 
Sl9_GRP .C 
TEST .ASM 
WIERDMAT .ASM 
Batch file for assembling all of the network code 
Original assembler for 68HC11 microcontroller 
Source code for ASMI I.EXE 
Header ftle for ASMJ I.C 
Modified assembler for 68HC11 microcontro11ers 
Documentation for AS 11.EXE 
Basic floating-point math and a few integer routines 
Source code for Buffalo Version 2.5_1 
Suggested code locations for EVB programs 
Suggested code locations for EVBU programs 
Conversions to/from floating-point format 
Floating-point functions 
Some choice output routines for FP math 
Used to download code into EVBU EEPROM 
Used by Sl9_GRP.EXE 
Sample file containing several files for downloading 
Template for use with SI9_GRP.EXE 
Conversions to/from various integer types 
Source code for the network 
Used to offset a program to a certain address 
Creates a special .S19 file to download code between nodes 
Source code for Sl9_GRP.EXE 
Demo which checks for active network nodes 
A few strange integer multiply functions 
Directory of\GAR_ NETIPCBUG 11 
BUG 
BU GEE 
CONVERT 
CODES 
GAR_NET 
GAR_NET 
.BAT 
.BAT 
.EXE 
.PII 
.BUG 
.MCR 
Batch file to start PCbug I 1.exe 
Batch file to start PCbug!Lexe (EEPROM version) 
Refer to PCbug documentation " " " 
Text file used by GAR_NET.MCR 
Macro file used to configure EVBU boards 
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OFFSETS .Pll Refer to PCbug documentation 
PCBUGll .EXE Actual PCbugll program 
PCBUGRTN .EXE Refer to PCbug documentation 
PCBUGI! .HLP " " " 
READ .ME " " " 
TALKEREE .ASC " " " 
TALKSCI .ASC " " " 
TALKEREE .MAP " " " 
TALKSCI .MAP " " " 
TALK7E .BOO " " " 
TALK88 .BOO " " " 
TALKA .BOO " " " 
TALKD .BOO " " " 
TALKE .BOO " " " 
TALKK .BOO " " " 
TALKEREE .Sl9 " " " 
TALKSC! .S!9 " " " 
TALK88 .xoo " " " 
TALKA .xoo " " " 
TALKE .xoo " " " 
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APPENDIXB 
PROCEDURE FOR IMPLEMENTING A 3-NODE NETWORK 
Some students may be overwhelmed by all of the data which are presented in the body of this 
thesis. Other students may be impatient and want to skip right to the point at which they can 
start building actual hardware. This appendix explains the steps needed to construct a small 
network of 3 nodes. This is an example of a network. The procedures can be altered to fit 
system needs and parts availability. 
List of parts: 
Qty. Part Number and Description 
1 Motorola 68HC1 lEVB Board (assumed unaltered) 
2 Motorola S68HCI lEVBU Boards (also assumed unaltered) 
1 power supply with +5 V, +12 V, -12 V, and ground voltages available 
1 MS-DOS personal computer with 2 M of available hard drive space, a serial 
cable, and communications software 
1 copy of the GAR NET Software Package 
2 small test leads with pin-grabbing ends 
2 100 ohm resistors 
1 I kohm resistor (1/4 W) 
8 IO kohm resistors (1/4 W) 
1 0.001 uF capacitor 
1 2.54 MHz crystal oscillator (KJE KX0-100) (or another frequency <8 MHz) 
1 74LS151 multiplexer 
1 74LS!38 demultiplexer 
1 74LS161 4-bit binary counter 
3 60 pin Scotchflex connector sockets 
3 ft of 60 conductor ribbon cable (quantity not important) 
1 roll of 20 or 22 guage wire 
1 pair of wire strippers 
1 X-acto Knife (or other sharp, small knife)
1 protoboard (or bread board) 
1 small screwdriver 
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Setting up the network: 
1. Turn on the personal computer; create a GAR_NET directory on the hard drive
(assumed to be drive C).
2. Copy the GAR_NET.EXE file from the floppy disk to the GAR_NET directory.
3. Change to the GAR_NET directory.
4. Type: GAR_NET -d <RETURN> to create the necessary files for the network.
5. Type: _BUILD <RETURN> to assemble the important 68HCI I programs.
6. For each EVBU board, follow the directions in Appendix C for configuring the
EPROM and EEPROM. Use a node I.D. of 12 for one board, and an I.D. of 22 for the
other board. Skip the final st�p of that procedure.
7. Connect +12 V, +5 V, -12 V, and ground to the EVB board.
8. There are two 25-pin connectors on the EVB board. Looking into the connectors,
choose the one on the right and connect it to the. PC's serial cable. Start the
communications program and then press reset on the EVB board. A message which says
"Buffalo (etc)" should appear. If not, then the communications software is probably
configured improperly. Consult that program's documentation.
9. Type:
<RETURN> 
MM <SPACE> 8600 <RETURN> 
?E <SPACE> DO <SPACE> 00 <RETURN> 
MM <SPACE> 87FF <RETURN> 
11 <RETURN> 
10. Turn off the power supply for the 68HC11 boards.
11. Remove US from its socket on both EVBU boards.
12. On one of the EVB.U boards, find the group of jumper blocks labelled J3 through
114. On the underside of the circuit board, directly under J8, there is a small copper trace
connecting the two pins of JS. Find that trace and carefully cut it with the small knife.
The idea is to break the connection, not to cut all the way through the board. Just be
careful! Repeat for the other board.
13. Place a jumper across pins I and 2 of 12 on each EVBUboard (pin 3 is left open).
14. Make sure that there is a jumper across pins 1 and 2 of jumper block JI and that
jumper block J3 is left open on each EVBU board.
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15. Cut the 60-pin ribbon cable into three equal lengths and fasten one of the 60-pin
connectors to each length.
16. Build the arbitrator circuit in Figure 3 and run +5 V and ground to the power supply
(leave the power supply off).
17. Connect pins 20 and 21 of each 60-pin ribbon cable (the free end) to the input
labelled "Data Line" on the arbitrator.
18. Connect pin 17 of each ribbon cable together.
19. For the first ribbon cable (arbitrarily pick one), connect pin 22 of the cable to pin 4
of U2, and connect pin 23 of the cable to pin 15 of U3.
20. For the next ribbon cable, connect pin 22 of the cable to pin 3 of U2, and connect
pin 23 of the cable to pin 14 of U3.
21. For the third cable, connect pin 22 of the cable to pin 2 of U2, and connect pin 23 of
the cable to pin 13 of U2.
22. On the EVB board, move the chip from the US slot to the U4 slot.
23. Turn on the power to the network.
24. Connect the EVB board to the serial cable and wait for the Buffalo prompt on the
PC.
25. Type: LOAD T <RETURN>
26. Download the C:\GAR_NET\netbase.sl9 file to the EVB board using a raw ASCII
protocol.
27. When the program is finished downloading, a">" prompt should be present. If not,
reset the circuit board and try steps 24-26 again.
33. Type: LOAD T <RETURN>
34. Download the C:\GAR_NET\test.sl9 file using an ASCII protocol.
35. Type: GO COOO <RETURN>
36. If the network is properly assembled and the code has been properly downloaded, a
program should start running which will select each possible combination of valid
network addresses and ask the selected nodes to respond. Only the EVBU boards (nodes
12 and 22) will respond. A list of those nodes responding should appear on the PC. For
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some combinations, no numbers will be displayed. A few examples of output are as 
follows: 
> 
> 
> 
12 
FF 
12 
22 
11 
12 
> 13
12
> 14
> 15
> 16
12
> 17
12 
> 18
> 19
> IA
12 
> IB
12
> IC
> ID
> IE
12 
> IF
12 
> 21
> 22
22
> 23
22
> 24
> 25
> 26
22 
> 27
22 
> 28
> 29
> 2A
22 
> 2B
22
:All nodes are selected 
: Node 11 attempts to select itself ... no response 
: Select node 12 ... 12 exists and should respond 
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> 2C
> 2D
> 2E
22
> 2F
22
> 31
> 32
12
22
> 33
12
22
> 34
> 35
> 36
12
22
> 37
12
22
> 38
> 39
> 3A
12
22
> 3B
12
22
> 3C
> 3D
> 3E
12
22 
> 2F
12
22
etc. 
If no nodes respond, then the network code or hardware is probably not configured 
correctly. If only one node responds, then the dead node may be set up incorrectly. To 
have any hope of finding the problem, it is advisable to read the rest of the thesis. Check 
the data in EEPROM, make sure there is code in locations $0000 and above, check the 
wiring, etc. 
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APPENDIXC 
PROGRAMMING THE EPROM ON THE EVBU BOARD 
It is relatively easy to download assembled programs into the EPROM on the EVBU board. 
The PCbugl 1 program which comes with the EVBU boards is needed to program the EPROM. 
Although the GAR_NET package includes the PCbugll files, you should consult the user's 
manual for PCbugl I (6) for details concerning its operation. 
A batch file (GAR_NET.BAT) is included with this package to automate the process of 
configuring the EVBU boards for network operation. That batch file loads a macro library into 
PCbugl 1 which contains all of the necessary operations. Instructions are provided when 
PCBugll is invoked by the GAR_NET.BAT file. If the serial port is not COM], then the batch 
file will require modification. Comments are included in the batch file to allow easy 
modification. 
A second batch file (BUG.BAT) is included with this package for invoking PCbugl 1 with the 
correct command-line parameters. No provisions are given in BUG.BAT to simplify the 
EPROM programming process. 
1. Turn off all power to the 68HC 11 board.
2. If U5 is still installed, remove the jumper on !14.
3. Make sure that there is a jumper across the pins of JS and J9 (or that the traces still
exist across the terminals of the jumper block on the back of the circuit board).
4. Make sure that there is a jumper across pins 1 and 2 of Jl.
5. Place a jumper across the pins of J3 (Boot Mode).
5. With power still off, connect a 100 ohm resistor from P4, pin 19 to Vdd ( +5 V).
6. Prepare a jumping wire from P4, pin 18 through a JOO ohm resistor to Vpp (+12 V),
but d!i. lJJl.f. qmnect i1. lll1!iJ. t1lM !Ji. d!i. &.
7. Connect a serial cable between a personal computer and the EVBU board.
8. Without connecting the+ 12 V jumper, tum on power to the EVBU board.
9. Change into the GAR_NET directory and type:
GAR_NET.BAT <RETURN>. 
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Verify normal PCbugll operation by typing CTRL<R>. The program should respond 
with "Communications Synchronised. 11 If not, press reset on the EVBU board, and type: 
REST ART <RETURN> 
Attempt CTRL<R> again. If still not successful, make sure the jumpers are set correctly, 
then consult the PCBUG!l User's Manual. 
10. Connect+ 12 V to the jumper created in step 6.
11. Select a node I.D. for this EVBU board, then type:
GAR_NET node_!D <RETURN> 
For a node !.D. of (hex) $12, the command would be: 
GAR_NET 12 <RETURN> 
Wait for the macro to finish executing. If memory verification errors appear, the +12 V 
jumper is probably not connected co.rrectly. 
12. Remove+ 12 V from the jumper when the program has finished downloading.
13. Remove power.
14. Remove the jumper wires and resistors from pins 18 and 19 of P4.
15. Pull the jumper from J3.
16. Follow the procedures in Appendix B to select between GAR_NET and Buffalo
operation if applicable.
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APPENDIXD 
SWITCHING BETWEEN THE BUFFALO MONITOR 
AND THE NETWORK ON THE EVBU BOARD 
Since the terminal connector and the network share some -of the same resources, some minor 
changes have to be made to the board to switch between the two. The two procedures in this 
appendix can be used to accomplish the switch between the network and the terminal. It is 
assumed that the EVBU board has been modified as discussed in Chapter 2 and that the software 
has been properly downloaded to the board. 
To switch to the network: 
1. Connect pins 1 and 2 of jumper block J2 (pin 3 is left disconnected).
2. Remove the jumpers across the pins of jumper blocks J8 and 13.
3. Make sure that pins 20 and 21 of connector P4 are connected to the network data line.
These pins are RxD and TxD (port D, pins O and 1). If a Scotchflex connector is being
used, then simply attach the connector to P4.
4. Press RESET to start the network software.
To switch to the tennina/ (Buffalo monitor program): 
1. Connect pins 2 and 3 of jumper block J2 (pin 1 is left disconnected).
2. Make sure there is no jumper across the pins of jumper block J3.
3. Place a jumper across the pins of jumper block JS.
4. Make sure that pins 20 and 21 of connector P4 are not connected to the data line and
are not connected to each other. If a Scotchflex connector is Qeing used, then remove the
connector from P4.
5. Connect a serial cable between the RS232 connector and a personal computer and
start the communications software.
6. Press RESET to start Buffalo.
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APPENDIXE 
SOURCE CODE FOR NETBASE.ASM 
NETBASE.ASM 
BY RON GARNETT (1992-93) 
* This file provides the base code for a serial network of 68HC11
• microcontrollers. It is designed to be used with the evb and
• the evbu boards from Motorola. To be compatible with the EVBU,
• it uses only 14 bytes of RAM {excluding stack usage). This RAM
* overwrites some of the RAM which BUFFALO uses in order to save
• space .• 
* The network was designed as part of a M.S. degree thesis
• project at the University of Illinois at Champaign-Urbana. Full
* documentation is provided in that thesis .• . --- ----- ----------------------------------------------------------
* IMPORTANT MEMORY LOCATIONS:
TOPSTACK EQU 
NETDATA EQU 
NETCODE EQU 
NOOE_IO EQU 
DFLOP EQU 
STARTEE EGU 
END EE EQU 
EERXDLY EQU • 
• 
EETXDLY EQU • 
• 
$0070 
$0080 
$0000 
$87FF 
$4000 
Top of User's stack area 
14 BYTES OF RAM FOR NETWORK (IN BUFFALO RAM SPACE) 
SPACE FOR THE NETWORK 
LOCATION OF NODE IO 
LOCATION OF TERMINAL/TARGET FLIPFLOP ON EVB 
SB600 start of EE.PROM 
$87FF end of EEPROM 
3334 delay needed to write or erase an EEPROM location 
used during block transfer (BRX COMMAND) 
delay= 3334 * .5 us * 6 cycles = 10 ms 
7000 delay during transmission of a EEPROM block to 
allow time for receiver(s) to erase/write EEPROM 
delay= 7000 * .5 us * 6 cycles = 21 ms 
* Note that the node id must be programmed
* into the EE.PROM of each node. A node can be automatically brought
* up as a network node by programming 'JMP NETCOoE· into the beginning
* of EE.PROM {location $8600) and holding pin O of port E to 5 volts
* during reset. In this case, EE.PROM would be set up as follows:•
* 8800 7E 00 00
* B7FF 21 (NODE ID = $21 in this example) •
* BUFFALO ROUTINES ANO VARIABLES {not all of these are used) 
* see BUFFALO listing for more information
ACIA EOU $9800 
AUTOLF EQU $00A9 
BPCLR EQU SE19A 
BUFSTART EQU $EOB2 
EXTDEV EQU $00AB 
HOST DEV EQU SOOAC 
IOOEV EQU $00AA 
INBUFF EQU $0069 
REGS EOU $009E 
SP EQU $00A7 
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STACK 
TARGCO 
UST ACK 
EQU 
EQU 
EQU 
sooea 
$E33a 
$004A 
*--- - · ·-- - -····------- ---------------- ·· -·-········· · · · · · --··-····- -- - · · · · ·-* 
• BUFFALO MONITOR JUMP VECTORS 
*---------··--···-······---····-······-··················-········-··--·····* 
BUFBLK 
UP CASE 
WCHEK 
OCH EK 
INITCOM 
INPUT 
OUTPUT 
OUTLHLF 
OUTRHLF 
OUTA 
OUT1BYT 
OUT1BSP 
OUT2BSP 
OUTCRLF 
OUTSTRG 
OUTSTRGO 
IN CHAR 
VECINIT 
EQU $FFOO 
EQU BUFBLK+$AO convert character in A to uppercase 
EQU BUFBLK+$A3 .test character in A for whitspace 
EQU BUFBLK+$A6 check character in A for delimiter 
EQU BUFBLK+$A9 init I/0 device 
EQU BUFBLK+SAC read I/0 device, return in A {no wait} 
EQU BUFBLK+$AF write I/0 device from A 
EQU BUFBLK+$B2 convert left nibble of A to ASCII and output 
EQU BUFBLK+$B5 convert right nibble of A to ASCII and output 
EQU BUFBLK+$88 output A ASCII character 
EQU BUFBLK+$BB convert mem byte (X) to 2 ASCII chr's and output 
EQU BUFBLK+$BE same as OUT1BYT followed by space 
EQU BUFBLK+$C1 output 2 hex mem bytes (X) folloed by a space 
EQU BUFBLK+$C4 output CARRIAGE RETURN/LINE FEED 
EQU BUFBLK+$C7 output ASCII mem string {X} until $04 (EQT) 
EQU BUFBLK+$CA same as OUTSTRG without leading crlf 
EQU BUFBLK+$CD input ASCII character to A and echo back 
EQU BUFBLK+$00 init RAM vector table 
********************************•························*•*••••************ 
*···-·· - - -········-·············· - ·· · ··- - - ----- · ···· - - -- - --- ····· - - ······-··*
• PORT ASSIGNMENTS RELATIVE TO START OF PORT BLOCK 
*·············-·-··········--·········-----······-··········-···············*
REGBS EQU $1000 base address for port block 
PORTA EQU REGBS+$00 port A 
PIOC EQU REGBS+$02 parallel I/0 control 
PORTC EQU REGBS+$03 port C I/0 
PORTS EQU REGBS+$04 port B output 
PORTCL eau REGBS+$05 port C latched 
ODRC EQU REGBS+$07 port C data direction 
PORTO EQU REGBS+$06 port o I/0 
DORO EQU REGBS+$09 port O data direction 
PORTE EQU REGBS+$0A port E input 
CFORC EOU REGBS+$0B compare force 
OC1M EQU REGBS+$0C OC1 action mask 
OClD EQU REGBS+$00 OC2 action data 
TCNT EQU REGBS+$0E {16 bit) timer counter 
TIC1 EQU REGBS+$10 {16 bit) input capture 
TIC2 EQU REGBS+$12 (16 bit) input capture 
TIC3 EQU REGBS+$14 {16 bit) input capture 
TOC1 EQU REGBS+$16 (16 bit) output compare 1 
TOC2 EQU REGBS+$16 (16 bit) output compare 2 
TOC3 EQU REGBS+$1A (Hi bit) output compare 3 
TOC4 EQU REGBS+$1C {16 bit) output compare 4 
TI405 EQU REGBS+$1E (16 bit) output compare 5 & input capture 4 
TCTL1 EQU REGBS+$20 timer control 1 
TCTL2 EQU REGBS+$21 timer control 2 
TMSK1 EQU REGBS+$22 timer interrupt mask 1 
TFLGt EQU REGBS+$23 timer interrupt flag 1 
TMSK2 EQU REGBS+$24 timer interrupt mask 2 
TFLG2 EQU REGBS+$25 timer interrupt flag 2 
PACTL EQU REGBS+$26 pulse accumulator control 
PACNT EQU REGBS+$27 pulse accumulator count 
SPCR EQU REGBS+$26 SPI control 
SPSR EQU REGBS+$29 SP! status 
SPDR EQU REGBS+$2A SPI data 
BAUD EQU REGBS+$2B SCI baud rate 
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SCCRt 
SCCR2 
SCSR 
SCOR 
AOCTL 
ADR1 
ADR2 
AOR3 
ADR4 
BP ROT 
OPTION 
COPRST 
PP ROG 
HPRIO 
INIT 
TESTt 
CONFIG 
EQU REGBS+$2C SCI control 1 
EQU REGBS+$2D SCI control 2 
EQU REGBS+$2E SCI status 
EQU REGBS+$2F SCI data (read TOR/write TOR) 
EQU REGBS+$30 A/D control 
EQU REGBS+$31 AID result 1 
EQU REGBS+$32 A/0 result 2 
EQU REGBS+$33 A/0 result 3 
EQU REGBS+$34 A/0 result 4 
EQU REGBS+$35 EEPROM block protect 
EQU REGBS+$39 system configuration options 
EQU REGBS+$3A ARM/RESET COP timer cir. 
EQU REGBS+$3B EEPROM program control 
EQU REGBS+$3C highest priority 1-bit INT and misc 
EQU REGBS+$30 RAM and I/0 mapping 
EQU REGBS+$3E factory test control 
EQU REGBS+$3F COP, ROM, EEPROM enables 
*·· --- ---- -·-----···------··- -· ------------ --··--·······-····· -----·······--*
• INTERRUPT VECTOR TABLE 
*··------····------···---------·-···-----------------···········------------*
VECBLK EQU $00C5 
VSCI EQU VECBLK+$00 SCI IRQ 
VSPI EQU VECBLK+$03 SPI IRQ 
VPAIE EQU VECBLK+$06 pulse accumulator edge IRQ 
VPAO EQU VECBLK+$09 pulse accumulator overflow IRQ
VTOF EQU VECBLK+$0C timer overflow IRQ 
VTOC5 EQU VECBLK+$0F timer output compare 5 IRQ 
VTOC4 EQU VECBLK+$12 timer output compare 4 IRQ 
VTOC3 EQU VECBLK+$l5 timer output compare 3 IRQ 
VTOC2 EQU VECBLK+$18 timer output compare 2 IAQ 
VTOC1 EQU VEC8LK+$1B timer output compare 1 IRQ 
VTIC3 EQU VECBLK+$1E timer input compare 3 IRQ
VTIC2 EQU VECBLK+$21 timer input compare 2 IRQ 
vnc, EQU VECBLK+$24 timer input compare 1 IRQ 
VRTI EQU VECBLK+$27 real time IRQ 
VIAQ EQU VECBLK+$2A external IRO 
VXIRQ EQU VECBLK+$2D non-maskable IRQ 
VSWI EQU VECBLK+$30 software IRQ 
VILLOP EQU VECBLK+$33 illegal operation IRO 
VCOP EOU VECBLK+$36 COP watchdog time-out IRQ
VCLM EOU VECBLK+$39 clock monitor IRQ 
VRST EOU $EOOO RESET IRQ 
*------·····-----·-------····------------------------------------·-----····-* 
• NETWORK SPECIFIC EQUATES ·- - - - - · · · · · - - - - ···· ·------ ------ - - - ---- - ---- - ---- -- ···· · ·-------------------*
TIME_MASK 
SPCRINIT 
*BAUD_INIT
*BAUD_INIT
BAUD INIT
*BAUO_INIT
*BAUO_INIT
*BAUO_INIT
*BAUD_INIT
'"BAUD INIT
*BAU()NIT
SCCR1NORM 
SCCR1TX!D 
SCCR1 RXID 
EQU $80 
EQU $20 
Eau soo 
EQU $01 
EQU $02 
EQU $03 
EQU $04 
EOU $05
EQU $06 
EQU $07 
EQU $30 
EQU $18 
EQU 158 
EQU $80 
used to initialize the timer function 
SPCR ccnfig for wire OR 
BAUD,.125k 
BAUD.,61.25K 
BAUD::30. 62K 
BAUD=15.31K 
BAU0=<7 .656K 
BAUD=<3, S28K 
BAUD::1 , 914K 
BAUD=.957K 
BAUD=<9600 
9 data 1 stop, wakecSth bit, address bit=O 
transmit an address bit with next byte 
mask for received address bit 
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SCCR2SLEEP • 
• 
SCCR2TXON 
OORONCIN 
DDRDTXRQ 
• 
EQU $26 TX IRQ off, TX complete IRQ off, RX IRQ on, 
idle line off,TX off, RX on, wakeup on, 
no break 
EQU $OB turn TX on, all others off 
EQU $30 make all node comm lines inputs (AND mask) 
EQU $04 enable txreq line as output (OR mask) 
• TXRQ is normally high. It is set low to request a transfer,
• and must be held low until transmission is finished. TXEN
• must be received for transmission to begin•
TX REL 
TXREQ 
TXEN 
ERROR 
ROAF 
TORE 
TC 
EQU $04 release transmission line (OR mask) 
EQU $36 request transmission line (ANO mask) 
EQU SOB transmission line granted (AND mask) 
EQU SOE check for any errors 
EQU $20 byte in receive buffer (AND mask) 
EQU $BO TX buffer empty (AND mask) 
EQU $40 TX complete (AND mask) 
****************••••••***** START LEVEL 1 •••••••••••••**********************
* .• ---- - - .•. + • • • • - •• - - • • •• • •  - - • •  - - -- • • •  - - - • ••• - • - • • • • ••••• - - - • •  - - - • • •• •  - - - --*
• COMMANDS (EQUATES)
*·. + - - - - • -• -· • •  - • - •• •• • - - •••• • - - - -••••• - - - •• • • • • • • • •  - - • • •• ·-. ·- - • •• • • • •  - ••• -* 
* INHERENT COMMANDS =XO
SLRCMO 
SYNCMO 
EQU $00 
EQU $01 
release slave 
synchronize slaves 
* Commands with more than one byte in their sequence
MULTICMDS 
BRXCMD 
BTXCMD 
JSRCMD 
JMPCMD 
EOU SFO mask for command with >=2 stages 
EO.U $40 
EQU $60 
EOU $10 
EQU $11 
receive block command 
send a block command (request) 
jump to subroutine command 
jmp to memory location 
* RECEIVER FLAG MASKS
RXFSEL 
RXFSYN 
RXFBLK 
RXFCMD 
RXFBCHK 
EOU $80 RX flag for slave selected 
EQU $40 RX flag for synch 
EQU $20 RX flag for new block received 
EQU $10 RX flag for command in progress 
EQU $06 checksum mismatch on last block 
* COMPLEMENT OF FLAG MASKS
RXFSELN 
RXFSYNN 
RXFBLKN 
RXFCMDN 
RXFBCHKN 
EQU $7F 
EQU $BF 
EQU $OF 
EQU $EF 
EQU $F7 
*·---·············---·····-·········-··································--···*
• Data allocation (RAM) for the network * 
·· · · ···--· - ······················- -········ ···-···· · · · ··· · ······-· ···-·-·· · ·*
_B_Nl:TDATA 
RXCMD 
RXSTAGE 
RXNUMBYT 
-------
OltG NETOATA 
EOU 
RMB 1 
RMB 1 
RMB 2 
• 
actual command in progress 
stage in command 
number of bytes to be transmitted 
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RXSAOR 
RXDADR 
RXDID 
RXFLAGS 
RXCHKSUM 
TXCHKSUM 
TIME_STOR 
RMB 2 
RMB 2 
RMB 1 
RMB 1 
RMB 1 
RMB 1 
RMB 2 
source address for a block 
destination address for a block 
destination I,D, for a block 
RX flags=RXFSELjRXFSYNIRXFBLKjRXFCMDIRXFBCHKJOIOIO 
checksum of received block 
transmitted checksuM 
16 bit high count of timer 
_E_NETDATA EQU • 
ORG NETCOOE 
B LEVEL1 EQU * 
•--=-----------------------------·--------------------------------------------* 
*--------------······-------···* NET_LOOP() - do nothing loop for idle node * 
*------------------------------·--------------------------------------------* 
NET_LOOP JSR INIT_HC1i 
JSR INIT_NODE 
ENDLESS_LOOP 
BRA 
NOP 
ENDLESS_LOOP 
initialize the HC 11 board 
start network code 
·-----------------------------*--------------------------------------------*
•---------···--------····-----• INIT_HC11()-initialize evb or evbu board •
·-----------------------------•--------------------------------------------*
* Trashes contents of A and Y registers
INIT_HC11 LDAA #$93 
STAA OPTION 
• 
CLRA 
STAA TMSl<2 
STAA BPROT 
STAA OFLOP 
STAA HOSTDEV 
PULY 
LOS #TOPSTACK 
PSHY 
LOX #VECBLK-l 
LOY #KILL_PROG 
LOO #$7E03 
INIT_HC11_2 Eau• 
STAA O,X 
STY 1,X 
ABX 
KILL_PROG 
CPX 
BLO 
RTS 
TAP 
STOP 
#VCLM+3 
INIT_HC11_2 
LDAA #$50 
JMP KILL_PROG 
setup for ADPU, DLY, IRQE, COP 
A= 0 
timer preset for 500 ns cycle 
clear EEPROM block protect flag 
for EVB boards .. connects SCI to target 
refer to TARGCO(} in BUFFALO code 
no host device 
get return address 
initialize stack 
put return address back on the stack 
X = start of vector jump table 
A= JMP instruction, B=3 
initialize the RAM vector jump table 
enable stop, disable IRQ and XIRQ 
·----------------------- - - - - - - - -----·------ ----------- - --- -- · · · · · · ----------*
*--------······------···--------····* INIT_NODE() - initialize network node*
·---·····------------------······---*-·····-----------------------···-------* 
INIT_NODE PSHA 
PSHX 
SE! 
CLR RXFLAGS clear receiver flags 
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INIT_NOD2 
LDX 
LDAA 
STAA 
LDAA 
STAA 
LDAA 
STAA 
LDAA 
ANDA 
DRAA 
STAA 
BSR 
LDX 
STX 
LDAA 
LDAA 
CLI 
PULX 
PULA 
RTS 
#REGBS 
#SPCRINIT 
SPCR,X 
X = start of hc11 port registers 
init spcr for wire OR mode 
#BAUD_INIT set up BAUD
BAUD,X 
#SCCRtNORM 
SCCR1,X 
DDRD,X 
#ODRDNCIN 
#DOROTXRQ 
ODRO,X 
TX_OFF 
#RXIRQ 
VSCI 
SCSR 
SCOR 
,et up SCI control 
sot up port D data direction 
make sure trans. req line is free 
(also sets up SCCR2) 
set interrupt vector 
read old trash from port to clear flags 
enable interrupts 
**. - . - -- - ·- •. -- - . - . .• - - --- - - . .  - - -- - - - - - - - - .. -- -- - - - - - . .. - . - -- - - - . - .•. . -- - - . --•• Transmitter subroutines (to be called by user program *-------- ---------... . ----- - . .  --. -- -. - . -----.. -. - - ---------- . .  - . ----. - - - - ·- -- ------ . .  -··--------
*· ·------ - - ----------------- - - - -------·· · · ···----- - - - - ------- - -- - -----------·• TX_ON() - request data line. when enabled, disable RX and enable TX*
�- - ------- · ·------ -------- ------------------- - - - - ----- --- - - -----------------*
TX_ON PSHA 
TX_ONt 
LDAA PORTO 
ANDA #TXREQ 
STAA PORTO 
LOAA PORTO 
BITA #TXEN 
BNE TX_ON1 
request transmission line 
wait for line 
LOAA #SCCR2TXON turn on TX, turn off RX 
STAA SCCR2 
PULA 
RTS 
* TX_OFF () · wait until transmission is done then disable TX and enable RX *·---- ----------------····----····· ··----- ---- - ---··------------ - - ----------·
TX_OFF PSHA 
LDAA 
BITA 
BNE 
PORTO 
#TXEN 
TX_OFF1 
check for TX online 
LDAA SCCR2 
BITA #SCCR2TXON 
BEQ TX_OFF1 
BSR TX_REL release all nodes, if TX is on 
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TX_OFF1 LDAA SCSR 
BITA #TC 
wait for transmission to finish 
BEQ TX_OFF1 
LDAA #SCCR2SLEEP turn off TX, put RX in sleep mode 
STAA SCCR2 
LDAA 
ORA 
STAA 
PUlA 
RTS 
PORTO 
#TX REL 
PORTO 
release transmission line 
*----------------------·- ·------------------- -- -----------* 
* TX_SEL (A) - called with ID of nodes to be selected in A *
*------------------------------------ · - · ------ - - ----------*
TX_SEL BITA #$FO check for valid IO select code 
BEQ TXSEL2 return if invalid 
BITA #$OF 
BEQ TXSEL2 
PSHA 
LDAA #SCCR1TXID set 9th bit of TX ward to , (Wakeup) 
STAA SCCR1 
PUlA A� nodes to be selected 
BSR TX_WAIT transmit the node code 
TXSEL 1 LOAA SCSR 
BITA #TC 
BEQ TXSEL1 wait until the transmission 
LDAA #SCCR1NORM set 9th bit back to O 
STAA SCCR1 
TXSEL2 RTS 
*------------------------------* 
* TX_REL() - release all nodes *
*------------------------------*
TX_REL PSHA 
LOAA 
BRA 
#SLRCMD 
TX_SYNC2 
*------------------------------------* 
* TX_SYNC() - transmit synch command*
*-----------------------------------·*
TX_SYNC 
TX_SYNC2 
PSHA 
LOAA 
JSR 
PUlA 
RTS 
#SYNC MO 
TX_WAIT 
*-----------------------·------* 
* SYNC_WAIT() - Wait for synch.
*-----------------------···----*
SYNC_WAIT PSHA
SYNW1 LOAA 
ANDA 
BEQ 
RX FLAGS 
#RXFSYN 
SYNW1 
wait for synch flag to be set 
LOAA RXFLAGS clear synch flag 
ANDA #RXFSYNN 
STAA RXFLAGS 
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is done 
PULA 
RTS 
*------- - - - ------ --- ---- - ---------------- - -- ---------- ---- - -·
* TX WAIT(BYTE) - wait until ready,then send byte in reg. A•- ."------------------------------------ ---- ---- - -------- · · · ·--
TX_WAIT PSHB 
LDAB 
BITS 
BEQ 
PORTO 
#TXEN 
TXW1 
check TX enable line 
if enabled, then transmit 
JSR 
BRA 
TX_OFF 
TXW2 
else turn the transmitter off and return 
TXW1 
TXW2 
LDAB 
BITB 
BEQ 
SCSR 
#TORE 
TXW1 
STAA SCOR 
PULB 
RTS 
wait until ready for next byte 
send the byte to other nodes 
" - ----- . ------. -. --------. ------- - - ---... - - - - -- - ---- -"
* subroutine shared by several tx command routines •*-----------------------------------·-······ --- - - -- --·
TX_XX BSR TX_WAIT send command in A 
TX_XX1 PSHY put address on stack 
PULA 
BSR TX_WAIT transmit remote address byte 
PULA 
BSR TX_WAIT transmit remote address byte 
RTS 
2 
*- - - ----- --- -------------------------- - ------ ----- -----------*
* TX_BRX() = transmit a block to remote node(s)•
* A:6 = number of bytes (assumed greater than zero)
* X=local address of block, Y=remote address of blocK
* On return, checksum of block is in register A
• 
• 
• 
• 
• 
* This routine checks for the remote address being in EEPROM *
* at $B600-B7FF. If needed, delays are inserted to account • 
* for long cycles in EEPROM. All registers are trashed. • 
·---------------------------------------------------- --------*
TX_BRX 
TX_BRXO 
TX_BRX1 
TX_BRX2 
PSHB 
PSHA 
LDAA 
BSR 
CPY 
BEQ 
CPY 
BLO 
CPY 
BHI 
#BRXCMD 
TX_XX 
#CONFIG 
TX_BRXO 
#STAATEE 
TX_BRX1 
#ENO EE 
TX_BRX1 
put number of bytes on stack 
command for remote to rx a block 
send command and remote address 
jump if x = config register 
start of EEPROM 
jump if not EEPROM 
end of EEPROM 
jump if not EEPROM 
LDAB #1 B=1 signals an EEPROM block 
BRA TX_BRX2 
CLRB 
PULY 
INY 
B=O signals a normal RAM block 
pull number of bytes into Y 
add 1 for checksum 
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BSR TX_XX1 transmit number of bytes 
DEY correct number of bytes 
CLR TXCHKSUM 
TX_BRX3 LDAA O,X transmit block 
BSR TX_WAIT 
ADDA TXCHKSUM 
STAA TXCHKSUM 
INX 
CMPB #0
BEQ TX_BRX5 
PSHX EEPROM delay- ignores delays of serial comm 
LOX #EETXDLY and the rest of the code to ensure no data loss. 
TX_BRX4 DEX 
BNE TX_BRX4 (each iteration takes 6 cycles at 500nS/cycle 
PULX 
TX_BRX5 OEY 
BNE TX_BRX3 
COMA complement the checksum 
BSR TX_WAIT transmit checksum 
RTS 
* TX_BTX() = transmit a block request to remote node
* A:B=number of bytes (assumed greater than zero)
* X=remote address of block, Y=local address of block
• prior to calling this routine, a one byte node (return
* node address) is placed on the stack
• 
• 
• 
• 
• 
·-- · - - ------- - - -- - ----------- - - ---------------- - -------- ---*
TX_BTX PSHX put remote address on stack 
PSHB put number of bytes on stack 
PSHA 
LOAA #BTXCMO send command foe remote to TX a block 
JSR rx_xx send command '"' local address 
PULY pull number of bytes into Y 
JSR TX_XX1 transmit number of bytes 
PULY pull remote address into y 
JSR TX_XX1 
PULY pull return addres for subroutine 
PULA get NOOE_ID (return path) 
JSR TX_WAIT 
JMP O,Y jump to the subroutine's return address 
·----- - - - - --------------------------------- - · ··------------ - - - -*
* TX_JMP() Y=remote address for jump * 
* force selected nodes to jump to a new code location * ·------- - - -----------------·-··---- --··· · · - ------------ - -- -----*
TX_JMP PSHA 
LDAA 
JSR 
PULA 
RTS 
#JMPCMD 
Tx_xx 
·-- --- -----------------------· - · · · · ·--- -- ---------------·
* TX_JSR{) Y=remote address for jump * 
* force selected nodes to jump to a subroutine * 
·----------- ----------- ·---------------------------- ----·
TX_JSR PSHA 
LDAA 
JSR 
PULA 
#JSRCMD 
TX_XX 
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RTS 
.. _____________________________________ .. _____________________________________ _ 
* Receiver interrupt service routine *------------- - ------ -- -------- --- - ---­
• with crude error detection/handling*--------------------------------------•----···-··-------·······-··----------'*--------------------------------------
RXIRQ LDX #REGBS
* check for error conditions, reset receiver on any errors
LDAA SCSR,X A "' SCI status
LDAB SCDR,X B = SCI data 
BITA #ERROR 
BNE RXERROR 
* check if already selected, branch to command handler if so
LDAA RXFLAGS A = flags 
BITA #RXFSEL 
BNE RXIRQCMD 
* check if byte is an address, reset receiver if not
* (at this point, any byte should be an address)
BRCLR 
ANDB 
EORB 
BNE 
SCCR1,X SCCR1RXID RXRESET2 
NODE_ID eliminate irrelevant 
NODE_ID check for match 
RXRESET2 
bits 
* node selected ... set slave select flag on and return from irq
SLVSET ORA #RXFSEL 
STAA RXFLAGS set slave flag on 
RTI 
" reset receiver 
RXERROR EQU " 
RXRESET2 LDAA RXFLAGS *eventually replace by single AND operation 
ANDA #RXFSELN clear slave select flag 
ANDA #RXFCMDN clear command in progress flag 
STAA RXFLAGS 
* go black to sleep
RXSLEEP LDAA #SCCR2SLEEP put receiver to sleep 
STAA SCCR2 
RTI 
Command processing section of IRQ handler 
RXIRQCMD 
• 
• 
BITA 
BNE 
#RXFCMD A: flags, B = data byte 
RXIRQMULT check for command in progress flag 
BRCLR SCCR1,X SCCR1RXIO RXNEWCMO process new command if not 
an address 
BITS #$FO process inherent commands regardless of wake 
BEQ RXINHER1 bit due to framing problems with 9 bits 
BITS 
BEQ 
RT! 
#$OF 
RXRESET2 
if the address bit is set, but the address is 
not valid, then reset the receiver 
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* Future insertion point of jump to external user routin,es• 
RXNEWCMD BITB 
BNE 
#MULTICMOS 
RXMULTI 
B = new command, check command type 
branch if it's a multistage command 
.................................................................. 
* INHERENT COMMANDS (ONLY 1 BYTE)........ ,. ......................................... _ ....... ,. ........... .. 
RXINHER1 
RXINHER2 
• 
CMPB 
BNE 
ORA 
STAA 
RT! 
CMPB 
BN< 
JMP 
#SYNCMO 
RXINHER2 
#RXFSYN 
RX FLAGS 
check for synch command 
turn on synch flag 
#SLRCMD check for slave release command 
RXINHER END 
RXRESET2 reset and go back to sleep on release 
• Insert additional inherent commands here• 
RXINHER_END JMP RXRESET2 bad command-> reset receiver 
* Multistage commands (at least 2 bytes}
·····························***************************
*Setup for next stream of data in the command
RXMULTI 
• BRX•
• 
• 
• STX • 
• 
• 
• JSR • 
• 
• 
• JMP 
• 
• 
STAB RXCMD e • command, A= flags 
CLR RXSTAGE set to first stage in routine 
ORA #RXFCMD set command in progress flag 
STAA RX FLAGS 
RT! 
receive block 
SEQ=CMD,DEST ADR{2),NUMBYTES{2),DATA ·>CMDHND 
request for block to be sent 
SEQ=CMD, OEST ADA ( 2), NUMBYTES {2} , SOURCE ADR (2) ->CMDHND 
jump to subroutine (keep return adr) 
SEQ=CMD,OEST ADR(2) ·> RESETRX:BRANCH 
jump to location (flush return address) 
SEQ=CMO,OEST ADR(2) ·> RESETRX:BRANCH 
RXIRQMULT EQU * 
LOAA RXSTAGE A= command stage 
*·············-------·········--·--------·········----------stage o
* JMP, JSR, BRX, BTX
RXIRQMO 
BNE 
STAB 
JSR 
JMP 
CMPA #$00
RXIRQMT 
RXDADR 
RXMULTADV 
RXRESET2 
stage O, store destination address byte 1 
if this line is reached, it's an error 
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•---------····--------------------··········---·····---···--Stage 1 
• JMP, JSR, BRX, BTX
RXIRQM1 CMPA 
BNE 
STAB 
JSR 
#$10 
RXIRQM2 
RXDADR+1 
RXMULTADV 
stage 1, store destination address byte 2 
RXIRQM1A 
•--····-·------····-------------JMP,JSR
RXIAQM1B JSR RXMULTEND 
LOX RXDADR put subroutine address in X 
CMPB #JSRCMD 
BNE RXIRQM1C 
CLI 
JSR O,X 
RTI 
••••••••• JSR COMMAND 
enable interrupts 
jump to subroutine 
RXIRQMlC CMPB #JMPCMD •••••••••• JMP COMMAND 
BNE RXIRQM1D 
LDAB #7 
TSY 
put jump address in stack in place 
of old address and return 
ABY 
STX O,Y 
RTI 
RXIRQM1D JMP RXRESET2 if this line is reached, it's an error 
•-···-------····-----·····------······-------·······-·------STAGE 2 
• BAX, BTX
RXIRQM2 CMPA #$20 
BNE RXIRQM3 
STAB RXNUMBYT STORE FIRST BYTE OF NUMBYTES 
JSR RXMULTADV ADVANCE AND RETURN 
JMP RXRESET2 IF THIS. LINE IS REACHED, IT'S AN ERROR 
*----···-----·············-------··-····---······------·····STAGE 3 
RX!RQM3 CMPA #$30 
BNE RXIRQM4 
STAB RXNUMBYT+l STORE SECOND BYTE OF NUMBYTES 
CLR RXCHKSUM 
JSR RXMULTAOV 
JMP RXRESET2 IF THIS LINE IS REACHED, IT'S AN ERROR 
*---······-···········-------··············-----······-----·STAGE 4 
RXIRQM4 CMPA #$40 
BNE RXIRQM5 
RXIRQM4A LDAA RXCMD 
CMPA #BRXCMD 
BNE RXIRQM4B 
LOX RXNUMBYT 
DEX 
STX RXNUMBYT 
BEQ RXIRQM4A1 
LOX RXOADR 
check for block receive command 
process block receive command 
decrement the byte count 
if last byte, then process checksum 
X = address of this byte 
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RXIROM4A1 
RXIRQM4A2 
RXIRQM4A3 
RXIRQM48 
RXIRQM481 
TBA 
JSR 
INX 
STX 
ADDA 
STAA 
RT! 
WRITE 
RXDADR 
RXCHKSUM 
RXCHKSUM 
EQU * 
LDAA RXFLAGS 
ORA #RXFBLK 
COMB 
CMPB RXCHKSUM 
SEQ RXIRQM4A2 
store current byte 
increment next address pointer 
compute partial checksum 
save partial checksum 
end of block,B = TX checksum of data 
set block received flag 
complement the transmitted (TX) checksum 
compare RX checksum to TX checksum 
branch accordingly 
ORA #RXFBCHK set bad block flag 
BRA RXIRQM4A3 
ANDA 
STAA 
JSR 
RTI 
CMPA 
BNE 
STAB 
LDAA 
JSR 
JMP 
#RXFBCHKN 
RX FLAGS 
RXMULTEND 
#BTXCMD 
RXIRQM481 
RXSADR 
RXSTAGE 
RXMULTADV 
RXRESET2 
clear bad block flag 
call (end of command) routines 
check for block transmit (request) command 
save first byte of sour.ce address 
if this line is reached, it's an error 
*---·--·-----------------···········-·---·------------------STAGE 5 
RXIRQM5 CMPA #$50 
BNE RXIRQM6 
STAB RXSADR+1 store second byte of sour·ce address 
BSA RXMULTADV 
JMP RXRESET2 if this line is reached, it's an error 
*---····-···---------·-········-··-·---------------···-·····STAGE 6 
RXIRQM6 CMPA #$60 
BNE RXMUL T END 
STAB RXDID - store destination node(s) code 
BSR RXMULTEND call (end of command) routines 
LDX RXNUMSYT 
PSHX put number of bytes on stack 
LDX RXSADR x. source address
LDY RXDADR y. destination address
TBA A• destination node(s) code 
CLI enable interrupts 
JSR TX_ON request a line & wait for it 
JSR TX_SEL select the correct node(s) 
PULA 
PULS D: number of bytes in block 
JSR TX_BRX transmit the block 
JSR TX_OFF turn the transmitter off and return 
RT! 
RXMULT_END JMP RXRESET2 
*·--------------·········-·-----------·-·····--End of multistage commands
*-------------> subroutines shared by the multistage commands 
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RXMULTENO 
RXMULTAOV 
LDAA RXFLAGS 
ANDA #RXFCMDN 
STAA RXFLAGS 
CLR RXSTAGE 
RTS 
ADDA #$10 
CMPA RXCMD 
BLS RXMULTADV1 
LOAB RXCMD 
RTS 
trashes the A register 
clear command in progress flag 
clear the stage 
increment stage 
detect commands going to next stage 
B = ,command 
return if at last stage in command 
RXMULTAOV1 STAA RXSTAGE else save new stage, and 
PULX discard branch return address 
RTI 
*- ---- --- - - ---------------- - -- ------*--- · · ----------- ----- - ---------- - -*
* WRITE{A,X) writes contents of A into address pointed to by X. 
works for EEPROM or RAM •
*·-·-- ---- - - · · - ---- - ---- ----- -------·--------- - - ----------------- - -----*
WRITE 
WRITEE 
WRITE1 
WRITE2. 
••• 
EEWRIT 
EEBYTE 
EEPROG 
ACL1 
EQU 
CPX 
BEQ 
CPX 
BLO 
CPX 
BHI 
PSHB 
• 
#CONFIG 
WRITE1 
#STARTEE 
WRITE2. 
#ENDEE 
WRITE2 
LDAB D,X 
CMPB #$FF 
PULB 
BEQ WRITE1 
JSR EEBYTE 
JMP EEWRIT 
STAA o,x 
RTS 
EQU • 
PSHB 
LOAB #$02 
STAB PP ROG 
STAA o,x 
LOAB #$03 
BRA EEPROG 
,au • 
PSHB 
LDAB #$16 
STAB PP ROG 
LDAB #$FF 
STAB o,x 
LDAB #$17 
BRA EEPROG 
BNE ACL1 
CLRB 
STAB PPROG 
jump if X = config register 
start of EEPROM 
jump if not EEPROM 
end of EEPROM 
jump if not EEPROM 
check to see if byte is already erased 
don't bother erasing it if already erased 
erase the memory location 
write the contents of A into EEPROM at X 
ALL DONEi !
program one byte at X with contents of A 
prepare to latch data into EEPROM data reg. 
send data to EEPROM data reg 
prepare to apply programming voltage 
config for erasing 1 byte 
erase with $FF (safety measure) 
config for applying programming voltage 
failsafe which is not really needed 
ensures PPROG gets a valid value ... 
normally, apply programming voltage 
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·----·--
DLY10MS 
DLYLP 
PULS 
EQU 
PSHX 
LDX 
DEX 
BNE 
PULX 
CLR 
RTS 
_E_LEVELl EQU 
_B_SUPPL EQU 
•
• 
delay 10 ms at E = 2MHz for sufficient
programming time 
#EERXDLY 
DLYLP 
PP ROG 
• 
••••••********************• START SUPPLEMENTAL ROUTINES ******************** 
*-----------·-----------------------*----------------------------·-····· 
*-----········---------·-···········* !NIT TIME() - initialize timer *·-·-·--------····------------------·*······:-___________________________ •
INIT_TIME PSMA
PSHX 
SEI disable interrupts 
CLR TIME_STOR intitialize to a count of zero 
CLR TIME_STOR-r1 
LDM TMSK2 set up timer for irq operation 
DRA #TIME_MASK 
STM TMSK2 
LDM TFLG2 clear pending timer overflow irq 
ANDA #$80 
STAA TFLG2 
LDX #TIME_IRQ 
STX VTOF store timer interrupt vector 
CLI enable interrupts 
PULX 
PULA 
RTS 
* - - . ----. ---... "" .. ---. --. -----. -* -- ... --------... -- - . - - . - - ---. ---. ---...... * 
*···----------···--·-------------* TIME_IRO{) - timer overflow irq handler *
·----------······-----···-·······*·····---------······---·------·-········--*
TIME_IRQ, LOX 
INX 
STX 
TIME_IRQEND LOAA 
ANDA 
STAA 
RTI 
TIME_STOR 
TIME_STOR 
TFLG2 
#$80 
increment the overflow counter 
TFLG2 clear timer interrupt flag 
·····················---------------····················------·········*
•--··············----····-··-·······* GET_TIME(X) · get timer count •
*·········--------·············-··--·-···-·····----·-···················
• X contains the address in which to place the new 
On return, X: X + 4 to make indexing more easy• 
GET_TIME PSHY 
SE! 
LOY TCNT 
STY 2,X 
LOY TIME_STOR 
CLI 
STY O,X 
disable interrupts 
load low word of count 
store to user's low word 
load high word of count 
enable interrupts 
store high word of count 
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count 
INX 
INX 
INX 
INX 
PULY 
RTS 
X=X+4 
*· · -------------· ·------ -- ----------·-------- --------- - - -------------- ----*
·-----------------------------------· OELAY(X) • delay X*32,77 ms * 
·------- ------ - ------ - ------ - -------•-------- - - ------------ ------------- --·
DELAY CLR TIME_STOR 
CLR TIME_STOR+1 
OELAY2 CMPX TIME_STOR 
BHI DELAY2 
RTS 
_ E_ESSEN2 EOU • 
*· ------- ----- -- · --- ---- ------ --------- - -----�
" INIT_HOST{) - setup for host terminal I/0 •
•---------------- ----- - -- --------------------· 
INIT _HOST PSHA 
LDAA #1 
STAA IODEV 
STAA AUTOLF 
STAA EXTDEV 
LOA.A. #$03 
STAA ACIA 
LDAA #$12 
STAA AGIA 
PULA 
RTS 
setup monitor port 
IODEV = 1 (ACIA) 
AUTOLF = 1 (ON) 
EXTDEV = A (ACIA} 
initialize ACIA 
*··------------···------- --------- ------- - --------- ----------- - --·
* OUT_HEX(A) - display byte in reg A as 2 hex digits on host •
•- - - ------------------------------- --------- ----------- ------- - --·
OUT_HEX PSHX 
PSHA 
TSX 
JSR OUT1BYT send out left nibble in hex 
PULA 
PULX 
RTS 
•-------------------------------- - ---------------------· 
* OUT_HEXS{A) - same as OUT_HEX with a trailing space •
•------------------------------------------ -------- - - --·
OUT _HEXS PSHX 
PSHA 
TSX 
JSR OUT1BSP send out left nibble in hex 
PULA 
PULX 
RTS 
·--- ------- ------------------·
• IN_HEX(A) - input hex byte *·- -- ----------- ----- ---------*
IN_HEX JSR INCHAR 
PSHA 
JSR 
BSR 
TAB 
PULA 
INCHAR 
ASC_HEX 
BSR ASC_HEX 
ASLA 
ASLA 
ASLA 
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ASLA 
FCB $16 
RTS 
code for ada .. A=B+A (assembler kluge) 
"----·------------------------------· 
" ASC_HEX(A) . convert ASCII to bin * 
"----- -- ------- --- - ------- -- -- - - · ··* 
ASC_HEX 
ASCHX2 
ASCHX3 
ASCHX4 
ASCHXER 
SUBA #$30 
CMPA #$09 
BHI ASCHX3 
RTS 
SUSA #$7 
CMPA #$OF 
BHI ASCHX4 
RTS 
SUSA #$20 
CMPA #$OF 
BHI ASCHXER 
RTS 
subtract 'O' from A 
branch if still out of range 
add 'O', subtract 'A', add 10 
branch if still out of range 
add 'A', subtract 'a' 
error if still out of range 
CLRA 
RTS 
return a zero to be safe 
*----------------------------* 
* SCROLL(A) - scroll A lines *
*--------------------------··* 
SCROLL PSHA 
PSHB 
TAB 
SCROLL1 JSR OUTCRLF 
DECB 
BNE SCROLL1 
PULB 
PULA 
RTS 
• 
• 
• PRN_HEX(X,B) - prints B number of bytes as ascii hex, x = start of string on return, X points to start of next character 
PRN_HEX PSHB 
PSHA 
PRN_HX1 JSR OUT1BYT 
DECB 
BNE PRN_HX1 
PULA 
PULS 
RTS 
• 
• 
• PRNSPC() · prints 4 spaces to screen 
PANS PC 
PRNSPC1 
PSHB 
PSHA 
LDAB 
LDAA 
JSR 
DECB 
.. 
•• 
OUTPUT 
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EXIT {) 
BNE 
PUlA 
PULB 
RTS 
PRNSPC1 
• 
• 
• 
• 
•
• 
print a string at the end of the program, wait for a character, then
jump to BUFFALO
••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••
EXIT LDX #EXIT STR print final text 
JSR OUTSTRG 
JSR PAUSE 
JMP $EOOO 
EXIT_STR FCB $DA 
FCC 'Program Completed' 
FCB $04 
•••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••• 
• 
• PAUSE() - print a fixed message, wait for a key, then return the key in A
••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••
PAUSE PSHX 
LDX 
JSR 
JSR 
PULX 
RTS 
PAUSE_STR EQU * 
FCC 
FCB 
#PAUSE STR 
OUTSTRG 
IN CHAR 
'Hit any key to continue' 
$04 
••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••• 
• 
• PRNREG() · prints contents of all registers 
******************************************************************************
PRNREG PSHY 
PSHX 
PSHA 
PSHB 
TPA 
PSHA STACK = CBAXXYYII 
JSR OUTCRLF 
LDAA #'}' 
JSR OUTPUT 
LDV #REG_STR 
BSR PRNREG2 
PSHX make room for variables 
TSX 
LDD 9,X print instruction pointer 
SUBD #3 
STD o,x 
JSR OUT28SP 
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BSR PRNREG2 print A 
LDAA 2,x 
JSR OUT_HEXS 
BSR PRNREG2 
LDAA 1 ,X print B 
JSR OUT_HEXS 
BSR PRNREG2 
LDAA 3,X print X 
JSR OUT_HEX 
LDAA 4,X 
JSR OUT_HEXS 
BSR PRNREG2 
LDAA 5,X print Y 
JSR OUT_HEX 
LDAA ,,x 
JSR OUT_HEXS 
BSR PRNREG2 print C 
JSR OUT1BSP 
TSX 
BSR PRNREG2 
STX o,x print stack pointer 
LOO o,x 
ADDO #11 
STD D,X 
JSR 0UT2BSP 
JSR OUTC!tLF 
PULX 
RTI 
PRNREG2 PSHA 
LDAA D,Y 
JSR OUTPUT 
INY 
LDAA D,Y 
JSR OUTPUT 
INY 
PULA 
RTS 
REG_STR FCC 'I:A:B:X;Y:C:S:' 
_E_SUPPL EQU •••••••••••••••••••••••••••• STOP SUPPLEMENTAL ROUTINES ••••••••••••••••••••
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APPENDIXF 
SOURCE CODE FOR S19GRP.EXE 
/"******"*"*"*"**************-***"****"**********************""""'* ... "********** 
FILE: S19_GRP.C 
BY: Ron Garnett 
This file is part of the GAR_NET package. 
The program is used for creating a self·downloading group of files for 
GAR_NET systems. 
Refer to the documentation for further details 
...................................................................................................... , 
#include <stdio.h> 
#include <stdlib,h> 
#include <string.h> 
#include <ctype.h> 
void flush_spc(FILE *input); 
void text_to_num(unsigned char "outbuf,unsigned char *inbuf); 
unsigned long hexasc_to_bin{unsigned char *hex_ptr,unsigned int num); 
FILE •newfile(char •name,char •extension, char •mode); 
char s9record[11J {'S9030000FC' }; t• Used at the end of file •1
#define MAX_FILES 10 
void rnain(int argc, char **argv){ 
FILE *inJMA.X_FILES], *out; 
unsigned char bufin[12BJ,bufout[64J,buf2[5J,*uchar ptr, tmp; 
unsigned char checksum,bytes; 
-
unsigned int i=O,count=D,j; 
unsigned short int old_address=O,new_address=o; 
int numfiles:::.O; 
if(argc>1){ 
switch(argv[ 1] [DJ){ 
I 
I 
case('h'): 
case('H'J: 
case{'?'): 
1=1; 
default: 
break; 
1• Check for help request •/ 
if{!{in!O]=fopen('GRP_MAIN,S19','rb'))){ /*GRP_MAIN.519 is the loading routine •/ 
printf('\n\aUnable to open GRP_MAIN.519\n'); 
printf('\nTo create the file, run _BUILD.BAT in the GAR_NET directory\n'); 
exit(1); 
I 
numfiles=1; 
if(li && argc>=4){ 
i=2; 
1• parse the command line •/ 
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for{ j=1; j<MAX_FILES; j++) 
in[j ]=NULL; 
for{j=1 ;j<argc;j++){ 
if(argv[ j J [DJ==' - '){ 
switch(argv[j](1]){ 
case('a'): 
case( 'A'): 
new_address = (unsigned 
int)hexasc_to_bin{argv[j]+3,4); 
} 
} 
} 
} else { 
if (i)
i- - ;
else 
i+=100; 
break; 
case('o'J: 
case{'O'): 
strcpy(bufin,argv[j]+3); 
out=newfile(bufin,".SR9',"wb+'); 
if(i) 
i- - ;
else 
i+=100; 
break; 
default: 
printf('\n\ainvalid command line option\n"); 
exit(1); 
break; 
in {numfiles l =newfile ( argv [ j] , ' . 51 9' , 'rb') ; 
numfiles++; 
} 
if((argc<4) I Ii) { /* print a help message */ 
printf('\r\n\r\n'); 
printf('Usage: 519 GRP 
... ,J\r\n\r\n' ); 
- -a:address -o:outfile file1.s19 [file2.s19
group\n\n'); 
printf("Where address 
printf(' 
printf( • outfile 
printf{'file1, file2, 
= the address of the combined programs on the\n');
downloading node\n'); 
= the desired name of the output file\n\n"); 
etc= assembled files to be downloaded as a 
printf("This program is used to create 
printf('programs for a GAR_NET system. 
a self-downloading group 
A small loading routine 
of\n'); 
is\n'); 
printf{'placed at the beginning cf the output file, followed by all\n'); 
printf('of the specified input files. The input files must follow\n'); 
printf('the guidelines specified in the GRP_TEMP.ASM file. Refer\n'); 
printf('to the GAR_NET documentation for more details.\n\n'); 
exit(1); 
} 
buf2[DJ='O'; 
buf2[1]:'x'; 
for(j=O;j<numfiles;j++){ /* read in each file and relocate to new address */ 
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tmp=fgetc(in[jJJ; 
if(feof(in[j])) 
exit(1); 
ungetc(tmp,in{j]); 
while{ l {feof(in[ j J)) }{ 
flUsh_spc(in[jJ); 
fgets(bufin,127,in[j])j 
switch(bufin[1]){ 
case( '9'): 
break; 
case('1 '): 
• 
checksum = O; 
text_to_num(bufout,bufin+2); 
bytes = bufout[OJ; 
uchar_ptr = (unsigned char *)(&old_address); 
Uchar_ptr[OJ = bufout[2] j 
uchar_ptr[1] = bufout[1]; 
uchar_ptr = (unsigned char *)(&new_address); 
bUfout[1J = uchar_ptr{1J; 
bufout[2] = uchar_ptr[OJ; 
sprintf(bufin,'$%04X\t$%04x',new_address,old_address); 
strupr(bufin); 
} 
} 
checksum=o; 
} 
for(i=O;i<bytes;i++) 
checksum+=bufoutJiJ; 
checksum = ·checksum; 
bufout[bytesJ=checksum; 
count+=(bytes-3); 
new_address+=(bytes-3); 
fprintf(out,'S1'); 
for(i=O;i<=bytes ;i++){ 
sprintf ( bufin+ (2* i) , '%02x' , bufout [ i) ) ; 
} 
fprintf(out,'%s\r\n',strupr(bufin}); 
break; 
default: 
break; 
uchar_ptr={unsigned char *)(&new_address); 
checksum= uchar_ptr[O]+uchar_ptr[1]+4; 
checksum = checksum% 256; 
checksum= ·checksum; 
J• place a zero at the end of the program and data •f 
fprintf(out,'S104%04x00%02x\r\n',new_address,checksum); 
/*printout final record in file */ 
fprintf(out,'%s\r\n',s9record); 
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fcloseall(); 
} 
FILE •newfile(char •name,char •extension, char •mode){ 
/* Open a file specified by name. Add extension if none present. 
} 
Use specified mode. */ 
char buf!100J, *char_ptr; 
FILE *file; 
strcpy(buf,name); 
char_ptr=strrchr(buf, ','); 
if ( ! char _ptr 11 char _ptr< ( buf+strlen ( buf) - 4) ) { 
strcat(buf,extension); 
} 
file=fopen(buf,mode); 
if( !file){ 
printf('\n\aUnable to open %s file,\n',buf); 
exit(1); 
} 
return(file); 
void flush_spc(FILE *input) 
{ 
/• Read input until a non space character is found•/ 
} 
char temp; 
temp=fgetc(input); 
while((lfeof(input))&&isspace(temp)) 
temp=fgetc(input); 
if ( J feof (input)) 
ungetc(temp,input); 
void text_to_num(unsigned char •outbuf,unsigned char *inbuf) 
{ 
/* converts an ascii string composed of pairs of hex digits into a 
string of unsigned characters ( 2 to one reduction in space) */ 
} 
unsigned char *inptr,*outptr; 
inptr=inbufj 
outptr==outbuf; 
while(*inptr && *(inptr+1}){ 
*outptr=(unsigned char)hexasc_to_bin(inptr,2);
inptr+=2;
outptr++;
) ' 
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unsigned long hexasc_to_bin(unsigned char *hex_ptr,unsigned int num) 
( 
/* Convert a string of num ascii hexadecimal digits into a number 
hex_ptr points to the string */ 
) 
unsigned char hex[9J,i; 
unsigned long bin=O; 
strncpy(hex,hex_ptr,num); 
for(i=O;i<num;i++){ 
hex[i]-='O'; 
if(hex[i]>9){ 
hex[iJ=-(hex[iJ+'O'<t10)- 'A'; 
if(hex[i]>15){ 
) 
bin*=16; 
bin+=hex[iJ; 
) 
return(bin); 
) 
hexJiJ=-(hexJiJ<t'A'· 'a'); 
if(hex[i]>15) 
hex{i]=D; 
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APPENDIXG 
FILE TEMPLATE FOR S19_GRP.EXE 
* FILE: GRP_TEMP.ASM, Part of GAR·NET package•
• 
• 1/26/93 RON GARNETT, UNIVERSITY OF ILLINOIS AT CHAMPAIGN-URBANA
• 
• Template for creating files compatible with the automated 
* downloading program S19_GRP.EXE•
* If multiple programs are to 
accomplishing the task .
be transmitted, there are two main ways of 
• 
• 
• 
• 
• 
• 
• 
• 
• 
• 
• 
• 
• 
• 
• 
• 
• 
• 
• 
• 
• 
• 
• 
• 
• 
• 
• 
i. Create individual assembly files for each program using
this template, assemble them separately, then type the
following DOS command:
s10_GRP -a:address -o:outfile file1 file2 
address specifies the starting address of the code in 
the control (downlaoding) node 
outfile specifies the name of the .SR9 output file 
file1, file2, etc are the names of the assembled (.519) 
program files, 
2. Write all programs in the same file using the template for
each program and data block. Be sure to change all variables
ending with ·_1· to ·_2·, '_3', etc for every additional
copy of the program. Be sure not to use the same variable
name in different programs, If you forget, the assembler
will remind youl
After assembling the file, type:
S19_GRP -a:address -o:outfile file1 
* The resulting .SR9 file can now be run on the HC11 just like a normal
* program .•
*########### # Program# 1 
* Change these values where needed<<<-·-··--------···-<<<<<<<<<<<<<<<
START_1 
SEND_T0_1 
JUMP _1 
EQU 
EQU 
EQU 
$0100 
SFF 
START_1 
Desired starting address of code 
Nodes which are to receive the program 
Jump (JSR) address (after downloading} 
*# # # ### ##Program# 1 Transmit Table (used only by downloading routine 
* Don't change these values unless you know what you are doing!
ORG START_t-7 
FCB SEND_TO_t Nodes 
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JUMP _1
START_1 
FOB 
FOB 
FOB _E_PROG_1- B PROG 1 
_B_PROG_l EDU • 
* Actual code for Program #1 •••••••••••••••••••••••••••••••
• Put your code here!l!IIII
*>>>>>Do NOT use any ORG statementslll!!!
• End of Program #1 ••••••••••••••••••••••
_E_PROG_t EDU 
- -------- -------
• 
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JSR address 
Oestinatiom 
Program size
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